# DYNAMIC ENGINEERING

150 DuBois St., Suite C Santa Cruz, CA 95060 831-457-8891 <a href="http://www.dyneng.com">http://www.dyneng.com</a> sales@dyneng.com

Est. 1988

# **IP-BiSerial-VI-GPIO**

"IpBis6Gpio"

# Windows 10 WDF Driver Documentation

**Developed with Windows Driver Foundation Ver1.9** 

Manual Revision 1p1
Corresponding Hardware: Revision 01
10-2016-3201
FLASH revision 1p1

#### IpBis6Gpio

Dynamic Engineering 150 DuBois St., Suite C Santa Cruz, CA 95060 831-457-8891

©2020 by Dynamic Engineering. Trademarks and registered trademarks are owned by their respective manufactures. This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

This product has been designed to operate with IP Module carriers and compatible user-provided equipment. Connection of incompatible hardware is likely to cause serious damage.



# **Table of Contents**

INTRODUCTION	5
Driver Installation	7
Windows 10 Installation	7
Driver Startup	8
IO Controls	8
IOCTL IP BIS6 GPIO GET INFO	9
IOCTL_IP_BIS6_GPIO_SET_IP_CONTROL	10
IOCTL_IP_BIS6_GPIO_GET_IP_STATE	10
IOCTL_IP_BIS6_GPIO_REGISTER_EVENT	11
IOCTL_IP_BIS6_GPIO_ENABLE_INTERRUPT	11
IOCTL_IP_BIS6_GPIO_DISABLE_INTERRUPT	11
IOCTL_IP_BIS6_GPIO_FORCE_INTERRUPT	11
IOCTL_IP_BIS6_GPIO_CLR_FORCE_INTERRUPT	12
IOCTL_IP_BIS6_GPIO_SET_VECTOR	12
IOCTL_IP_BIS6_GPIO_GET_VECTOR	12
IOCTL_IP_BIS6_GPIO_GET_ISR_STATUS	12
IOCTL_IP_BIS6_GPIO_SET_MASTER_INT_CONFIG	13
IOCTL_IP_BIS6_GPIO_GET_MASTER_INT_CONFIG IOCTL IP BIS6 GPIO SET BASE CONFIG	13 13
IOCTL IP BIS6 GPIO GET BASE CONFIG	13
IOCTL IP BIS6 GPIO GET STATUS	14
IOCTL IP BIS6 GPIO GET REVISION	14
IOCTL IP BIS6 GPIO SET SLOTSWITCH	14
IOCTL IP BIS6 GPIO GET SLOTSWITCH	14
IOCTL IP BIS6 GPIO GET IP ID	15
IOCTL IP BIS6 GPIO LOAD PLL DATA	15
IOCTL IP BIS6 GPIO SET DATA OUT	16
IOCTL_IP_BIS6_GPIO_GET_DATA_OUT	16
IOCTL_IP_BIS6_GPIO_SET_DIRECTION	16
IOCTL_IP_BIS6_GPIO_GET_DIRECTION	16
IOCTL_IP_BIS6_GPIO_SET_TERMINATION	16
IOCTL_IP_BIS6_GPIO_GET_TERMINATION	17
IOCTL_IP_BIS6_GPIO_SET_POLARITY	17
IOCTL_IP_BIS6_GPIO_GET_POLARITY	17
IOCTL_IP_BIS6_GPIO_SET_EDGE_LEVEL	17
IOCTL_IP_BIS6_GPIO_GET_EDGE_LEVEL	17
IOCTL_IP_BIS6_GPIO_SET_INT_EN	18
IOCTL_IP_BIS6_GPIO_GET_INT_EN	18
IOCTL_IP_BIS6_GPIO_READ_DIRECT	18
IOCTL_IP_BIS6_GPIO_SET_COS_RISING_STAT	18



IOCTL_IP_BIS6_GPIO_GET_COS_RISING_STAT	18
IOCTL_IP_BIS6_GPIO_SET_COS_FALLING_STAT	19
IOCTL_IP_BIS6_GPIO_GET_COS_FALLING_STAT	19
IOCTL_IP_BIS6_GPIO_SET_COS_RISING_EN	19
IOCTL_IP_BIS6_GPIO_GET_COS_RISING_EN	19
IOCTL_IP_BIS6_GPIO_SET_COS_FALLING_EN	20
IOCTL_IP_BIS6_GPIO_GET_COS_FALLING_EN	20
IOCTL_IP_BIS6_GPIO_READ_FILTERED	20
IOCTL_IP_BIS6_GPIO_SET_HALF_DIV	20
IOCTL_IP_BIS6_GPIO_GET_HALF_DIV	20
WARRANTY AND REPAIR	21
Service Policy	21
Support	21
For Service Contact:	21



#### Introduction

The IpBis6Gpio driver is a Windows device driver for IP-BiSerial-VI-GPIO Industry-pack (IP) module from Dynamic Engineering. This driver was developed with the Windows Driver Foundation version 1.9 (WDF) from Microsoft, specifically the Kernel-Mode Driver Framework (KMDF).

The IpBis6Gpio software package has two parts. The driver for Windows® 10 OS, and the User Application "UserAp" executable.

The driver is delivered electronically. The files supplied are installed into the client system to allow access to the hardware. The UserAp code is delivered in source form [C] and is for the purpose of providing a reference to using the driver.

UserAp is a stand-alone code set with a simple, and powerful menu plus a series of "tests" that can be run on the installed hardware. Each of the tests execute calls to the driver, pass parameters and structures, and get results back. With the sequence of calls demonstrated, the functions of the hardware are utilized for loop-back testing. The software is used for manufacturing test at Dynamic Engineering.

The test software can be ported to your application to provide a running start. It is recommended to port the Register tests to your application to get started. The tests are simple and will quickly demonstrate the end-to-end operation of your application making calls to the driver and interacting with the hardware.

The menu allows the user to add tests, to run sequences of tests, to run until a failure occurs and stop or to continue, to program a set number of loops to execute and more. The user can add tests to the provided test suite to try out application ideas before committing to your system configuration. In many cases the test configuration will allow faster debugging in a more controlled environment before integrating with the rest of the system. The test suite is designed to accommodate up to 5 boards. The number of boards can be expanded. See Main.c to increase the number of handles.

The hardware manual defines the pinout, the bitmaps and detailed configurations for each feature of the design. The driver handles all aspects of interacting with the hardware. For added explanations about what some of the driver functions do, please refer to the hardware manual.

We strive to make a useable product. If you have suggestions for extended features, special calls for particular set-ups or whatever please share them with us.

When the IpBis6Gpio board is recognized by the IP Carrier Driver, the carrier driver will start the IpBis6Gpio driver which will create a device object for the board. If more than



one is found additional copies of the driver are loaded. The carrier driver will load the info storage register on the IpBis6Gpio with the carrier switch setting and the slot number of the IpBis6Gpio device. From within the IpBis6Gpio driver the user can access the switch and slot information to determine the specific device being accessed when more than one is installed.

The reference software application has a loop to check for devices. The number of devices found, the locations, and device count are printed out at the top of the menu.

IO Control calls (IOCTLs) are used to configure the board and read status. Read and Write calls are used to move data in and out of the device.

#### Note

This documentation will provide information about all calls made to the drivers, and how the drivers interact with the device for each of these calls. For more detailed information on the hardware implementation, refer to the IpBis6Gpio user manual (also referred to as the hardware manual).



#### **Driver Installation**

There are several files provided in each IP driver package. These files include IpBis6Gpio.sys, IpBis6Gpio.cat, IpBis6Gpio.inf.

Please note: Your carrier driver may need to be updated to use the IP module. The list of IP modules is compiled along with the driver and due to signing requirements.

IpBis6GpioPublic.h and IpPublic.h are C header files that define the Application Program Interface (API) to the driver. These files are required at compile time by any application that wishes to interface with the driver, but are not needed for driver installation. IpPublic.h is supplied with the carrier driver. IpBis6GpioPublic.h. is supplied with UserAp.

<u>Warning</u>: The appropriate IP carrier driver must be installed before any IP modules can be detected by the system.

#### Windows 10 Installation

Copy the supplied system files to a folder of your choice.

With the IP hardware installed, power-on the host computer.

- Open the **Device Manager** from the control panel.
- Under *Other devices* there should be an item for each IP module installed on the IP carrier. The label for a module installed in the first slot of the first PCle3IP carrier would read *PcieCar0 IP Slot A\**.
- Right-click on the first device and select *Update Driver Software*.
- Insert the removable memory device prepared above if necessary.
- Select **Browse my computer for driver software**.
- Select **Browse** and navigate to the memory device or other location prepared above.
- Select *Next*. The lpBis6Gpio device driver should now be installed.
- Select *Close* to close the update window.
  - Right-click on the remaining IP slot icons and repeat the above procedure as necessary.
- \* If the [Carrier] IP Slot [x] devices are not displayed, click on the Scan for hardware changes icon on the Device Manager tool-bar.



# **Driver Startup**

Once the driver has been installed it will start automatically when the system recognizes the hardware.

A handle can be opened to a specific board by using the CreateFile() function call and passing in the device name obtained from the system.

The interface to the device is identified using a globally unique identifier (GUID), which is defined in IpBis6GpioPublic.h.

The *main.c* file provided with the user test software can be used as an example to show how to obtain a handle to an IpBis6Gpio device.

#### **IO Controls**

The driver uses IO Control calls (IOCTLs) to configure the device. IOCTLs refer to a single Device Object, which controls a single module. IOCTLs are called using the function DeviceloControl() (see below), and passing in the handle to the device opened with CreateFile() (see above). IOCTLs generally have input parameters, output parameters, or both. Often a custom structure is used.

```
BOOL DeviceIoControl(

HANDLE hDevice, // Handle opened with CreateFile()

DWORD dwIoControlCode, // Control code defined in API header file

LPVOID lpInBuffer, // Pointer to input parameter

DWORD nInBufferSize, // Size of input parameter

LPVOID lpOutBuffer, // Pointer to output parameter

DWORD nOutBufferSize, // Size of output parameter

LPDWORD lpBytesReturned, // Pointer to return length parameter

LPOVERLAPPED lpOverlapped, // Optional pointer to overlapped structure

); // used for asynchronous I/O
```



#### IOCTLs defined for the lpBis6Gpio driver are described below:

#### IOCTL\_IP\_BIS6\_GPIO\_GET\_INFO

**Function:** Returns the driver and firmware revisions, module instance number and location and other information.

Input: None

**Output:** DRIVER\_IP\_DEVICE\_INFO structure

**Notes:** This call does not access the hardware, only stored driver parameters. NewlpCntl indicates that the module's carrier has expanded slot control capabilities. See the definition of DRIVER IP DEVICE INFO below.



#### IOCTL\_IP\_BIS6\_GPIO\_SET\_IP\_CONTROL

Function: Sets various control parameters for the IP slot the module is installed in.

Input: IP SLOT CONTROL structure

Output: None

**Notes:** Controls the IP clock speed, interrupt enables and data manipulation options for the IP slot that the board occupies. See the definition of IP\_SLOT\_CONTROL below. For more information refer to the IP carrier hardware manual.

```
typedef struct _IP_SLOT_CONTROL {
   BOOLEAN Clock32Sel;
   BOOLEAN ClockDis;
   BOOLEAN ByteSwap;
   BOOLEAN WordSwap;
   BOOLEAN WrIncDis;
   BOOLEAN RdIncDis;
   UCHAR WrWordSel;
   UCHAR RdWordSel;
   BOOLEAN BSErrTmOutSel;
   BOOLEAN ActCountEn;
} IP SLOT CONTROL, *PIP SLOT CONTROL;
```

#### **IOCTL IP BIS6 GPIO GET IP STATE**

Function: Returns control/status information for the IP slot the module is installed in.

Input: None

**Output:** IP\_SLOT\_STATE structure

Notes: Returns the slot control parameters set in the previous call as well as status

information for the IP slot that the board occupies. See the definition of

IP SLOT STATE below.

```
typedef struct IP SLOT STATE {
   BOOLEAN Clock32Sel;
   BOOLEAN ClockDis;
   BOOLEAN ByteSwap;
   BOOLEAN WordSwap;
   BOOLEAN WrIncDis;
  BOOLEAN RdIncDis;
  UCHAR WrWordSel;
  UCHAR RdWordSel;
   BOOLEAN BsErrTmOutSel;
  BOOLEAN ActCountEn;
 // Slot Status
   BOOLEAN IpIntOEn;
   BOOLEAN IpInt1En;
   BOOLEAN IpBusErrIntEn;
  BOOLEAN IpIntOActv;
BOOLEAN IpInt1Actv;
BOOLEAN IpBusError;
   BOOLEAN IpForceInt;
   BOOLEAN WrBusError;
```



```
BOOLEAN RdBusError;
} IP_SLOT_STATE, *PIP_SLOT_STATE;.
```

#### IOCTL\_IP\_BIS6\_GPIO\_REGISTER\_EVENT

**Function:** Registers an event to be signaled when an interrupt occurs.

Input: Handle to Event object

Output: none

**Notes:** The caller creates an event with CreateEvent() and supplies the handle returned from that call as the input to this IOCTL. The driver then obtains a system pointer to the event and signals the event when an interrupt is serviced. The user interrupt service routine waits on this event, allowing it to respond to the interrupt. In order to un-register the event, set the event handle to NULL while making this call.

#### IOCTL\_IP\_BIS6\_GPIO\_ENABLE\_INTERRUPT

**Function:** Sets the master interrupt enable.

Input: None Output: None

**Notes:** Sets the master interrupt enable, leaving all other bit values in the base register unchanged. This IOCTL is used in the user interrupt processing function to re-enable the interrupts after they were disabled in the driver ISR. This allows the driver to set the master interrupt enable without knowing the state of the other base configuration bits.

# **IOCTL IP BIS6 GPIO DISABLE INTERRUPT**

**Function:** Clears the master interrupt enable.

*Input:* None *Output:* None

**Notes:** Clears the master interrupt enable, leaving all other bit values in the base

register unchanged. This IOCTL is used when interrupt processing is no longer desired.

# IOCTL\_IP\_BIS6\_GPIO\_FORCE\_INTERRUPT

**Function:** Causes a system interrupt to occur.

Input: none
Output: none

Notes: Sets Force Interrupt bit in Base Register. Also requires MasterInterruptEn and

Carrier level interrupt to be enabled. This IOCTL is used for development, to test

interrupt processing.



#### IOCTL\_IP\_BIS6\_GPIO\_CLR\_FORCE\_INTERRUPT

Function: Clear Force Interrupt Bit

*Input:* none *Output:* none

**Notes:** Clears Force Interrupt bit in Base Register.

#### IOCTL\_IP\_BIS6\_GPIO\_SET\_VECTOR

**Function:** Writes an 8 bit value to the interrupt vector register.

*Input:* UCHAR *Output:* None

**Notes:** Required when used in non-auto-vectored systems.

#### **IOCTL IP BIS6 GPIO GET VECTOR**

**Function:** Returns the current interrupt vector value.

Input: none
Output: UCHAR

Notes:

#### **IOCTL IP BIS6 GPIO GET ISR STATUS**

Function: Returns the interrupt status, vector read in the last ISR, and the filtered data

bits.

*Input:* none

Output: IP\_BIS6\_GPIO\_ISR\_STAT structure

**Notes:** The status contains the contents of the Interrupt register, stored interrupt vector,

Rising status, Falling Status, and filtered Data from the ISR.



#### IOCTL\_IP\_BIS6\_GPIO\_SET\_MASTER\_INT\_CONFIG

Function: Sets/Clear Master Interrupt Enable on IP Input: IP BIS6 GPIO MASTER INT CONFIG structure

Output: none

**Notes:** See the definition of IP\_BIS6\_GPIO\_MASTER\_INT\_CONFIG below. Bit definitions can be found in the in the Hardware manual. Requires carrier level enable to be set to create system level interrupt.

```
typedef struct _IP_BIS6_GPIO_MASTER_INT_CONFIG {
    BOOLEAN MasterIntEn;
} IP_BIS6_GPIO_MASTER_INT_CONFIG, *PIP_BIS6_GPIO_MASTER_INT_CONFIG;
```

# **IOCTL IP BIS6 GPIO GET MASTER INT CONFIG**

Function: Returns the Master Interrupt Enable configuration.

Input: none

Output: IP BIS6 GPIO MASTER INT CONFIG structure

Notes: See the definition of IP BIS6 GPIO MASTER INT CONFIG below. Bit

definitions can be found in the in the Hardware manual.

# IOCTL\_IP\_BIS6\_GPIO\_SET\_BASE\_CONFIG

**Function:** Sets base control register configuration. **Input:** IP\_BIS6\_GPIO\_BASE\_CONFIG structure

Output: none

**Notes:** See the definition of IP\_BIS6\_GPIO\_BASE\_CONFIG below. Bit definitions can be found in the '\_Base' section under Register Definitions in the Hardware manual.

#### // Base Control, non-PLL bits

```
typedef struct _IP_BIS6_GPIO_BASE_CONFIG {
   BOOLEAN OutEn;
   BOOLEAN LocalReset;
   BOOLEAN ForceInt;
   BOOLEAN IpClk32;
   BOOLEAN ClkCosSel;
} IP_BIS6_GPIO_BASE_CONFIG, *PIP_BIS6_GPIO_BASE_CONFIG;
```

## IOCTL\_IP\_BIS6\_GPIO\_GET\_BASE\_CONFIG

**Function:** Returns the base control configuration.

*Input:* none

Output: IP BIS6 GPIO BASE CONFIG structure

**Notes:** See the definition of IP\_BIS6\_GPIO\_BASE\_CONFIG above. Bit definitions can be found in the 'Base' section under Register Definitions in the Hardware manual.



# IOCTL\_IP\_BIS6\_GPIO\_GET\_STATUS

**Function:** Returns the status bits in the status register.

*Input:* none

Output: USHORT

**Notes:** Bit definitions can be found in the in the Hardware manual. The grouped Rising, Falling, and Filtered Data interrupt requests are available in this register. i.e. if any Rising Status bit and associated interrupt enable bit are set, the Rising status is set.

#### **IOCTL IP BIS6 GPIO GET REVISION**

*Function:* Returns the Module driver flash minor and major revisions.

Input: None

Output: USHORT

**Notes:** See the definition of Bit definitions can be found under the in the Hardware

manual. Repeated here: 15-8 = Major, 7-0 = Minor.

# IOCTL\_IP\_BIS6\_GPIO\_SET\_SLOTSWITCH

**Function:** Write data to the SlotSwitch register.

Input: USHORT Output: none

**Notes:** Definition can be found in the in the Hardware manual. Used to store the IP location by carrier driver during initialization. Later read by IP driver and strored into a

structure. User R/W without consequence.

#### IOCTL\_IP\_BIS6\_GPIO\_GET\_SLOTSWITCH

**Function:** Read data from the SlotSwitch register.

Input: none

Output: USHORT

**Notes:** Definition can be found in the Hardware manual.



#### IOCTL\_IP\_BIS6\_GPIO\_GET\_IP\_ID

Function: Returns IP module information.

Input: None

**Output:** IP-IDENTITY structure

**Notes:** See the definition of I IP\_IDENTITY below.

```
typedef struct _IP_IDENTITY {
   UCHAR    IpManuf;
   UCHAR    IpModel;
   UCHAR    IpRevision;
   UCHAR    IpCustomer;
   USHORT   IpVersion;
} IP IDENTITY, *PIP IDENTITY;
```

#### IOCTL\_IP\_BIS6\_GPIO\_LOAD\_PLL\_DATA

Function: Write to the PLL.

Input: IP\_BIS6\_GPIO\_PLL\_DATA structure

Output: none

**Notes:** See definition of IP\_BIS6\_GPIO\_PLL\_DATA below. Register Definitions in the Hardware manual. Data is the processed .JED file to load into the PLL. See XLATE in UserAp for an example. PllInstalled reports the PLL was found or not.

```
typedef struct _IP_BIS6_GPIO_PLL_DATA {
    BOOLEAN PllInstalled;
    UCHAR Data[PLL_MESSAGE_SIZE];
} IP BIS6 GPIO PLL DATA, *PIP BIS6 GPIO PLL DATA;
```

#### **IOCTL IP BIS6 GPIO READ PLL DATA**

Function: Read from the PLL.

*Input:* none

Output: IP BIS6 GPIO PLL DATA structure

**Notes:** See definition of IP\_BIS6\_GPIO\_PLL\_DATA above. Register Definitions in the Hardware manual. Data is the return from the PLL. See example of testing in PLL.c



# IOCTL\_IP\_BIS6\_GPIO\_SET\_DATA\_OUT

**Function:** Write a value to the Tx Data registers.

Input: ULONG Output: none

**Notes:** Definition can be found in the in the Hardware manual. 23-0 correspond to the IO bits 23-0. When the corresponding Direction bit is also set the state of the bit is

driven. 31-24 can be set/cleared and have no effect on operation

# IOCTL\_IP\_BIS6\_GPIO\_GET\_DATA\_OUT

**Function:** Read from the Tx Data register.

*Input:* none

Output: ULONG value of Tx Data Register

**Notes:** Definition can be found in the in the Hardware manual.

# IOCTL\_IP\_BIS6\_GPIO\_SET\_DIRECTION

Function: Write a value to the direction register.

Input: ULONG Output: none

**Notes:** Definition can be found in the 'Direction' section under Register Definitions in

the Hardware manual. 23-0 correspond to the IO bits 23-0.

#### IOCTL\_IP\_BIS6\_GPIO\_GET\_DIRECTION

Function: Read from the direction register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'Direction' section under Register Definitions in

the Hardware manual.

#### IOCTL\_IP\_BIS6\_GPIO\_SET\_TERMINATION

**Function:** Write a value to the termination register.

Input: ULONG Output: none

Notes: Definition can be found in the '\_Termination' section under Register Definitions

in the Hardware manual. 23-0 correspond to the IO bits 23-0.



#### IOCTL\_IP\_BIS6\_GPIO\_GET\_TERMINATION

**Function:** Read from the termination register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'Termination' section under Register Definitions

in the Hardware manual.

#### IOCTL\_IP\_BIS6\_GPIO\_SET\_POLARITY

**Function:** Write data to the Polarity register.

Input: ULONG Output: none

Notes: Definition can be found in the 'Polarity' section under Register Definitions in the

Hardware manual. 23-0 correspond to the IO bits 23-0.

#### **IOCTL IP BIS6 GPIO GET POLARITY**

Function: Read data from the Polarity register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'Polarity' section under Register Definitions in the

Hardware manual.

## IOCTL\_IP\_BIS6\_GPIO\_SET\_EDGE\_LEVEL

Function: Write data to the EdgeLevel register.

Input: ULONG Output: none

Notes: Definition can be found in the '\_EdgeLevel' section under Register Definitions in

the Hardware manual. 23-0 correspond to the IO bits 23-0. Select Edge or Level

Processing.

# IOCTL\_IP\_BIS6\_GPIO\_GET\_EDGE\_LEVEL

**Function:** Read data from the EdgeLevel register.

Input: none Output: ULONG

Notes: Definition can be found in the ' EdgeLevel' section under Register Definitions in

the Hardware manual.



#### IOCTL\_IP\_BIS6\_GPIO\_SET\_INT\_EN

**Function:** Write data to the Interrupt Enable register.

Input: ULONG Output: none

**Notes:** Definition can be found in the '\_IntEn' section under Register Definitions in the Hardware manual. 23-0 correspond to the IO bits 23-0. Select Interrupt Enabled for a

particular IO bit.

## IOCTL\_IP\_BIS6\_GPIO\_GET\_INT\_EN

**Function:** Read data from the Interrupt Enable register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'IntEn section under Register Definitions in the

Hardware manual.

#### IOCTL\_IP\_BIS6\_GPIO\_READ\_DIRECT

Function: Read data from the Datalo register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'ReadDirect section under Register Definitions in

the Hardware manual. Direct read of IO

#### IOCTL\_IP\_BIS6\_GPIO\_SET\_COS\_RISING\_STAT

**Function:** Write data to the COS Rising Status register.

Input: ULONG Output: none

**Notes:** Definition can be found in the '\_CosRisingSt' section under Register Definitions in the Hardware manual. 23-0 correspond to the IO bits 23-0. Write to clear bits held in

the read side of the register

#### **IOCTL IP BIS6 GPIO GET COS RISING STAT**

Function: Read data from the COS Rising Status register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the '\_CosRisingSt' section under Register Definitions

in the Hardware manual. Read returns status from Rising COS. See COS Rising

Enable register.



#### IOCTL\_IP\_BIS6\_GPIO\_SET\_COS\_FALLING\_STAT

Function: Write data to the COS Falling Status register.

Input: ULONG Output: none

**Notes:** Definition can be found in the '\_CosFallingSt' section under Register Definitions in the Hardware manual. 23-0 correspond to the IO bits 23-0. Write to clear bits held in

the read side of the register

#### IOCTL\_IP\_BIS6\_GPIO\_GET\_COS\_FALLING\_STAT

Function: Read data from the COS Falling Status register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the '\_CosFallingSt' section under Register Definitions in the Hardware manual. Read returns status from Rising COS. See COS Falling

Enable register.

#### IOCTL\_IP\_BIS6\_GPIO\_SET\_COS\_RISING\_EN

**Function:** Write data to the COS Rising Enable register.

Input: ULONG
Output: none

**Notes:** Definition can be found in the '\_CosRisingEn' section under Register Definitions in the Hardware manual. 23-0 correspond to the IO bits 23-0. Write to enable capture

of Rising transitions of IO lines. See CosRisingSt and HalfDiv.

#### **IOCTL IP BIS6 GPIO GET COS RISING EN**

**Function:** Read data from the COS Rising Enable register.

Input: none
Output: ULONG

Notes: Definition can be found in the 'CosRisingEn' section under Register Definitions

in the Hardware manual. Read returns register value from Rising COS Enable.



#### IOCTL\_IP\_BIS6\_GPIO\_SET\_COS\_FALLING\_EN

Function: Write data to the COS Falling Enable register.

Input: ULONG Output: none

**Notes:** Definition can be found in the '\_CosFallingEn' section under Register Definitions in the Hardware manual. 23-0 correspond to the IO bits 23-0. Write to enable capture

of Falling transitions of IO lines. See CosFallingSt and HalfDiv.

# IOCTL\_IP\_BIS6\_GPIO\_GET\_COS\_FALLING\_EN

**Function:** Read data from the COS Falling Enable register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the 'CosFallingEn' section under Register Definitions

in the Hardware manual. Read returns register value from Falling COS Enable.

#### IOCTL\_IP\_BIS6\_GPIO\_READ\_FILTERED

Function: Read data from the Filtered Data register.

Input: none
Output: ULONG

**Notes:** Definition can be found in the '\_ReadFiltered section under Register Definitions in the Hardware manual. Read of IO data after EdgeLevel and Polarity settings applied.

i.e. if set to Edge that bit is masked out of this register. If Polarity is set the bit is

inverted compared to the IO bit.

#### **IOCTL IP BIS6 GPIO SET HALF DIV**

**Function:** Write a value to the HalfDiv register.

Input: USHORT Output: none

**Notes:** Definition can be found in the '\_HalfDiv' section under Register Definitions in the Hardware manual. Used to select the clock rate for the COS. Select the PLL or Osc in

the base register. That reference is divided based on this register x2.

# IOCTL\_IP\_BIS6\_GPIO\_GET\_HALF\_DIV

Function: Reads from the HalfDiv register.

*Input:* none

**Output: USHORT** 

**Notes:** Definition can be found in the 'HalfDiv' section under Register Definitions in the

Hardware manual.



# **Warranty and Repair**

Please refer to the warranty page on our website for the current warranty offered and options.

http://www.dyneng.com/warranty.html

# **Service Policy**

The driver has gone through extensive testing, and while not infallible, problems experienced will likely be "cockpit error" rather than an error with the driver. We will work with you to determine the cause of the issue. If the effort is more than a quick conversation, we will offer a support contract. We can write updates to the driver to add features, create middleware etc.

#### Support

The software described in this manual is provided at no cost to clients who have purchased the corresponding hardware. Minimal support is included along with the documentation. For help with integration into your project please contact <a href="mailto:sales@dyneng.com">sales@dyneng.com</a> for a support contract. Several options are available. With a contract in place Dynamic Engineers can help with system debugging, special software development, or whatever you need to get going.

#### For Service Contact:

Customer Service Department Dynamic Engineering 150 DuBois Street, Suite C Santa Cruz, CA 95060 831-457-8891 support@dyneng.com

All information provided is Copyright Dynamic Engineering

