IP-OptoISO-16




IP Module with Optically Isolated Output control. 0-60V, 1.5A.


The IP-OptoISO-16 is an IndustryPack Module with 16 optically controlled FETs [switch]. Each FET acts as a single pole normally open photovoltaic relay. The solid state approach has several advantages including bounce free operation, low on resistance, long life, fast switching, and higher reliability when compared to relays. The design utilizes a Xilinx FPGA to provide the IP interface - IDPROM, Bus interface, registers, and control for the FETs. Each optical switch has a separate bit in the control register to allow for independent operation.

The FETs switch the Drain and Source. The Drain or Source for each switch is tied to a reference voltage. When the switches are closed the S is connected to D. The voltage range is 0-60 VDC. Each switch can handle 1.5A. The traces on the IP are rated for 1.5A. Please check with your IP carrier for maximum current capabilities. Please contact Dynamic Engineering if you need a carrier with power traces.




The Source is DIODE coupled to the Drain within the optoisolator device and DIODE coupled [100V,30A] to system ground. The DIODE´s provide protection when controlling inductive loads. Once side affect is that the Drain voltage should be the same as or higher than the Source voltage. For a high side switch the Drain side should be referenced to the system voltage and the source tied to the switched input. For a low side switch the Source should be tied to the lower voltage [usually ground] and the Drain side tied to the switch input. An external pull-up or pull-down can be used to control the level when the switch is in the off state.

The IP-OptoISO-16 has a separate FET used to enable the optical side of the switch. The FET is controlled by the Xilinx and is designed to reset to the off condition to prevent potential output glitches during initialization. The enable can also be used as a master on-off mechanism by the software.

The software interface is very simple. One control bit for the Optical power enable and 16 bits to control the outputs. In addition to the output control are the timer controls. The count reference registers can be set to control the counter/timer operation.

The IP-OptoISO-16 design supports an enhanced MC68230 capability with two - 32 bit counter - timers. The counter-timers are easy to use with a minimum of registers to access and complete independence. The IP clock is used as a reference; both 8 and 32 MHz can be used.

Counter/Timer A features a 32 bit down-counter with a pre-load register. The counter output is tested against a "zero" value. When zero the counter is re-loaded with the pre-load value to create a cycle. At each zero detection an interrupt can be generated. At each zero detection a waveform can be transitioned. The waveform can be enabled onto any of the outputs.


IP-OptoISO-16 Counter - Timer A Block Diagram


Counter / Timer B has a 32 bit up counter which can be cleared by the software. The counter output is masked with a user programmable value to select a particular counter bit or bits to use for interrupt creation. The counter output is also available to read via software and can serve as a real-time clock.


IP-OptoISO-16 Counter - Timer B Block Diagram

There is ample room within the FPGA to add custom state-machines etc. as your needs require.
Please contact Dynamic Engineering with any special requirements.

The IP Module driver can be instantiated multiple times to control multiple cards by the same CPU. IP-OptoISO-16 when coupled with the Dynamic Driver knows what slot it is in and which carrier it is installed into. The slot and carrier information is required when using multiple cards in a PCI system with dynamic address assignment. A known system configuration can be combined with the slot and carrier information to deterministically access the right card

PCI implementations can be done with the PCI3IP and PCI5IP. Applications from 1 to 80 Opto IO per PCI slot.
cPCI 3U is supported with the cPCI2IP. Applications with 1 or 32 Opto IO per 3U cPCI slot.
cPCI 6U is supported with the cPCI4IP. Applications from 1 to 64 Opto IO per 6U cPCI slot.
PC104p is supported with the PC104pIP. Applications with 1 Opto IO per PC104 stack position.
PC104p situations with a custom mechanical can be done with the PC104p4IP.
Applications from 1 to 64 Opto IO per PC104 stack position.
3U VME is supported with the VME2IP. Applications with 1 or 32 Opto IO per 3U VME slot.
6U VME is supported with the VME4IP. Applications from 1 to 64 Opto IO per 6U VME slot.


IP-OptoISO-16 Features

  • Size
    		•  Single wide IP.

  • Parallel Interface
    		•  16 independent channels. Each channel has an optically isolated FET.

  • IO Configuration
    		•  IO are controlled by direct mapped register bits.

  • Interface
    		•  The FETs can sink up to 1.5A with a voltage range of 0-60V. Max FET on resistance = 200 milliohms, min FET off resistance 10(8) ohms. UL recognized OptoIsolation devices.

  • Isolation
    		•  The OptoIsolators provide 4000 Vrms I/O Isolation.

  • Initialization
    		•  Output channels are disabled after reset and require an explicit enable to become active.

  • Counter / Timer
    		•  Two independent Counter / Timer functions are provided.
    CTA: 32 bit down-counter with registered initial value and auto-preload. Waveform generator. Interrupt generator based on zero detection.
    CTB: 32 bit up-counter with clear and read-back. Bitwise selectable interrupt generator.

  • Cable interface
    		•  IndustryPack standard IO

  • Software Interface
    		•  16 bit registers mapped to the 16 IO channels. Word writeable. Read-back of channel control registers. Read-write of control registers for card configuration.

  • Interrupts
    		•  Separate enable for CTA, and CTB. Status register with current interrupt request status. Interrupts are mapped to INTR0n on IP bus. Master enable can be disabled to allow polled operation.

  • Power Requirement
    		•  +5V. Approximately 52 mA typical unloaded. Switched power supplied externally. Optical Isolation power of 12 mA per active channel.

  • Custom
    		•  There is room in the FPGA for custom applications that need optically isolated outputs. Send in your specifications and we can quote a custom version for you


  • IP-OptoISO-16
    		• 16 programmable outputs 0-60VDC 1.5A


    IP-OptoISO-16 Benefits

  • Speed
    		•  The IP-OptoISO-16 can operate with 8 and 32 MHz IP reference clocks for fast IP bus interaction. The optically isolated outputs can be controlled rapidly and switch on and off rapidly for this type of IO. The on time and off time are approximately 1/4 mS.

  • Price
    		•  The IP-OptoISO-16 is reasonably priced with discounts for quantity purchases. Please contact sales@dyneng.com or call for a current price quote.

  • Ease of Use
    		•  The OptoISO-16 is easy to use. Please download the manual and see for yourself. The engineering kit provides a good starting point for a new user. The reference software does a loop-back test and sets-up the different modes of operation.

  • Availability
    		•  The IP-OptoISO is a popular board. We keep the IP-OptoISO-16 in stock. Send in your order and in most cases have your hardware the next day - delivered to you via FedEx.

  • Size
    		•  The IP-OptoISO-16 in standard configuration is one slot wide IP module which conforms to the IndustryPack mechanical and electrical specifications. The IP-OptoISO-16 can be used in all IP slots.

  • IP Compatibility
    		•  The IP-OptoISO-16 is IP compliant per the VITA 4 - 1995 specification. All Dynamic Engineering IP Modules are compatible with the PCI3IP, PCI5IP, cPCI2IP, cPCI4IP, PC104pIP and other Dynamic Engineering IP carriers. The IP-OptoISO will operate with any IP specification compliant carrier board.


    Ordering Information


    Quantity


    Engineering Kit
    IP-OptoISO-16-ENG..........Engineering Kit for IP-OptoISO-16 includes: Board level Schematics [PDF], Reference Software [IP-OptoISO-16 C test code ZIP file], IP-Debug-Bus, IP-Debug-IO. Software environment is Windows NT/2000/XP with WinRT and MS Visual C. WinRT and MS Visual C sold separately


    Manuals
    You must have Adobe Acrobat to read our PDF files.
    Download the     IP_OptoISO_16 Rev C Manual created 07/29/05 in PDF format.
    Download the IP_OptoISO_16 Rev A/B Manual created 02/21/03 in PDF format.


    Related Products
    IP-DEBUG-IO
    HDRterm50
    IP-DEBUG-BUS
    IP-MTG-KIT (Mounting Hardware)

    Try before you buy program


    Dynamic Engineering's Hardware and Software design overview
    Custom, IP, PMC, PC*MIP, PCI, VME Hardware, Software designed to your requirements



    Home | News | Search the Dynamic Engineering Site