

DYNAMIC ENGINEERING

435 Park Dr., Ben Lomond, Calif. 95005

831-336-8891 Fax 831-336-3840

<http://www.dyneng.com>

sales@dyneng.com

Est. 1988

User Manual IP-Parallel-HV

Digital Parallel Interface

IP Module

24 HV Outputs & Inputs

Revision A1

Corresponding Hardware: Revision 01

IP-Parallel-HV
Digital Parallel Interface
IP Module
Dynamic Engineering
435 Park Drive
Ben Lomond, CA 95005
831-336-8891
831-336-3840 FAX
www.dyneng.com

This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

This product has been designed to operate with IP Module carriers and compatible user-provided equipment. Connection of incompatible hardware is likely to cause serious damage.

©2001-2004 by Dynamic Engineering.
Other trademarks and registered trademarks are owned by their respective manufactures.
Manual Revision A1. Revised 2/11/04



Table of Contents

Product Description and Operation	5
Address Map	9
Programming.....	10
Register Definitions.....	11
CNTLO	11
CNTL1	11
Base_CNTL	11
INTerrupt Enable	13
INTerrupt Edge_Lvl	14
INTerrupt Polarity	15
Data Input Filtered	16
Data Input Direct	17
BIS_VECTOR	18
Interrupts	18
ID PROM	19
IP Module Logic Interface Pin Assignment.....	20
IP Module IO Interface Pin Assignment	21
Applications Guide	22
Interfacing	22
Loop-back Connections	23
Construction and Reliability.....	24
Thermal Considerations	25
Warranty and Repair	25
Service Policy	26
Out of Warranty Repairs	26
For Service Contact:	26
Specifications.....	27
Order Information	28



List of Figures

FIGURE 1	IP-PARALLEL-HV INTERNAL ADDRESS MAP	9
FIGURE 2	IP-PARALLEL-HV CONTROL REGISTER 0 BIT MAP	11
FIGURE 3	IP-PARALLEL-HV CONTROL REGISTER 1 BIT MAP	11
FIGURE 4	IP-PARALLEL-HV BASE CONTROL REGISTER BIT MAP	11
FIGURE 5	IP-PARALLEL-HV INTERRUPT ENABLE 0 BIT MAP	13
FIGURE 6	IP-PARALLEL-HV INTERRUPT ENABLE 1 BIT MAP	13
FIGURE 7	IP-PARALLEL-HV INTERRUPT EDG_LVL 0 BIT MAP	14
FIGURE 8	IP-PARALLEL-HV INTERRUPT EDG_LVL 1 BIT MAP	14
FIGURE 9	IP-PARALLEL-HV INTERRUPT POL 0 BIT MAP	15
FIGURE 10	IP-PARALLEL-HV INTERRUPT POL 1 BIT MAP	15
FIGURE 11	IP-PARALLEL-HV INTERRUPT DATAIN_FILO BIT MAP	16
FIGURE 12	IP-PARALLEL-HV INTERRUPT DATAIN_FIL1 BIT MAP	16
FIGURE 13	IP-PARALLEL-HV INTERRUPT DATAIN_DIRO BIT MAP	17
FIGURE 14	IP-PARALLEL-HV INTERRUPT DATAIN_DIR1 BIT MAP	17
FIGURE 15	IP-PARALLEL-HV ID PROM	19
FIGURE 16	IP-PARALLEL-HV LOGIC INTERFACE	20
FIGURE 17	IP-PARALLEL-HV IO INTERFACE	21



IP-Parallel-HV is part of the IP Module family of modular I/O components. The IP-Parallel-HV is capable of providing multiple protocols. The standard version provides 24 uncommitted outputs and 24 uncommitted inputs. The outputs utilize LS07's to provide a high voltage low side switch. The on-board regulator provides a 6.5V standard reference. Other voltages can be supplied up to 12V. An external supply can be used when desired or if voltages above 12V need to be generated. Each input channel has a resistor divider to scale the input voltage back to "TTL" levels. The resistors can be altered for other voltage requirements.


Each output channel has a register bit associated with it. When the register bit is set to '0' that channel turns on the open-collector driver and puts a '0' on the line. When the register bit is set to '1' then the open collector driver is turned off and the pull-up will effect a high level on the line unless some other system element is driving the line low. The register is read-write and will always return the value written to it. There are 24 output lines. 2 registers are dedicated to the output [X23-0] bus.

The output bus is additionally supported by a control bit in the base control register. If the bit is disabled, then enabled after the control bits of interest are set into the output bus registers; all 24 outputs will be updated on the same clock edge. If left enabled then the outputs will be updated one clock after the register is updated. If disabled then the output control is held from the last enabled control setting. The reset default is 'FFFFFF' to turn the drivers off.

Each Input line is also brought into the FPGA [Xilinx SpartanXL40]. The input lines are available as a direct read or after filtering. The Input bits are independent of the Output bits.

Each Input channel has an enable, sense, and edge or level bit associated with it. The enable will block or enable a particular channel from being received into the filtered logic. The sense will either keep the current version or invert the data received. The edge or level control will make the hold circuit wait for an edge from 0 > 1 or react to a level. The hold circuit captures data and holds it until read. The data is registered at the chip edge and then again after the enable and inversion circuitry. Each channel has a separate hold circuit. If a signal is detected to be high then the signal is held until the data is read. With the inversion capability each channel can be programmed to "be high" or to transition to a high condition when the channel has something of interest. The registers are referenced to the IP clock and operate at 8 or 32 MHz depending on the slot configuration. Each group of channels has a separate read clear signal. The channels can be read in any order and not loose data. The circuit will capture pulses down to 2 reference clocks wide. 60 nS or 250 nS with the standard IP reference clock.





The active high signals are combined to create an interrupt request based on the captured and held data. If the master interrupt enable is "enabled" then the interrupt is passed onto the system. The interrupt is cleared by reading the data or disabling the master enable. The user can program each channel to use the edge or level condition. The edge is particularly useful for long duration signal where repeated interrupts are not desired. The alternate approach is to flip the sense bit and create an interrupt when the signal has switched to the opposite polarity. Instruction order is important. Once the interrupt is detected the sense needs to be switched before the interrupt is re-enabled or a second interrupt is likely to be generated. It is recommended to read from the filtered data path after the processing parameters are changed to clear any interrupts that are created by the changing filter parameters.

With each Input line having all three controls a lot of control possibilities exist. If desired the Inputs can be tied to the Outputs for loop-back and bi-directional control.

In addition to the IO version, other custom interfaces are available. Please see our web page for current protocols offered. If you do not find it there, we will redesign the state machines and create a custom interface protocol. That protocol will then be offered as a "standard" special order product. Please contact Dynamic Engineering with your custom application. Several of the input bits are implemented on the long line clock pins of the FPGA. External clock references can be designed in as a custom option. There is a user oscillator position to support custom state machines and IO requirements. The DMA controls, second interrupt level, and memory space controls are routed to the



FPGA to allow for future upgrades.

The IP-PARALLEL-HV supports both 8 and 32 Mhz. IP Bus operation. All configuration registers support read and write operations for maximum software convenience. Word operations are supported (please refer to the memory map). The ID, IO, and INT spaces are utilized by the IP-Parallel-HV design.

The IP-PARALLEL-HV conforms to the VITA standard. This guarantees compatibility with multiple IP Carrier boards. Because the IP may be mounted on different form factors, while maintaining plug and software compatibility, system prototyping may be done on one IP Carrier board, with final system implementation on a different one. The PCI3IP card makes a convenient development platform in many cases. http://www.dyneng.com/pci_3_ip.html

Interrupts are supported by the IP-PARALLEL-HV. The interrupt occurs when a programmed transition occurs. The interrupts are individually maskable – each IO channel has a separate mask. The vector is user programmable by a read/write register. The interrupt occurs on IntReq0. The vector can be read in the IO space or automatically with the INT space.



Address Map

Function		Offset	Width	Type
cntl0	EQU	\$00	word	read/write
cntl1	EQU	\$02	word	read/write
cntl2	EQU	\$04	word	unused
Base_cntl	EQU	\$06	word	read/write
Int En0	EQU	\$08	word	read/write
Int En1	EQU	\$0A	word	read/write
Int En2	EQU	\$0C	word	unused
vector	EQU	\$0E	word	read/write
Int EdgLvl0	EQU	\$10	word	read/write
Int EdgLvl1	EQU	\$12	word	read/write
Int EdgLvl2	EQU	\$14	word	unused
Int Pol0	EQU	\$18	word	read/write
Int Pol1	EQU	\$1A	word	read/write
Int Pol2	EQU	\$1C	word	unused
status	EQU	\$1E	word	read - unused
dat_in_fil0	EQU	\$20	word	read
dat_in_fil1	EQU	\$22	word	read
dat_in_fil2	EQU	\$24	word	unused
dat_in_dir0	EQU	\$28	word	read
dat_in_dir1	EQU	\$2A	word	read
dat_in_dir2	EQU	\$2C	word	unused
Parallel_IDPROM			byte on word boundary	read

FIGURE 1

IP-PARALLEL-HV INTERNAL ADDRESS MAP

The address map provided is for the local decoding performed within the IP-PARALLEL-HV. The addresses are all offsets from a base address. The carrier board that the IP is installed into provides the base address.



Programming

Programming the IP-PARALLEL-HV requires only the ability to read and write data in the host's I/O space. The base address is determined by the IP Carrier board.

In order to receive data the software is only required to read from the "Direct" port. Alternatively the filtered data path can be programmed with the enable, Level and edge and then the Filtered data used. If desired, the interrupt can be enabled and the interrupt vector written to the vector register.

A typical sequence would be to first write to the vector register with the desired interrupt vector. For example, \$40 is a valid user vector for the Motorola 680x0 family. Please note that some carrier boards do not use the interrupt vector. The interrupt service routine should be loaded and the mask should be set. The Level and Edge conditions programmed then the enables set to receive data. The incoming data can be pulsed. The hardware will hold any pulse or level detected until the data is read by the software.

Data is written to the Control [cntl] registers. Any active low bits are used to enable the open drain drivers. The drivers have 40 mA sink capability and overcome the pull-up to create a '0' on the bus. A '1' in a bit position turns off the driver leaving the pull-up to set the level to a '1'. Other hardware in the system can also pull the signal line to '0'.

A 32 bit write/read with some CPUs will result in two 16 bit accesses to the hardware with automatic incrementing addresses. The 32 bit access is quite a bit faster than a software loop. The PCI3IP is an example of a carrier that supports 32 bit to 16 bit mapping automatically. The lower 32 bits of the output, "data in filtered", and "data in direct" are on long word boundaries to utilize this feature if available. [http://www.dyneng.com/pci_3_ip.html]

Refer to the Theory of Operation section above and the Interrupts section below for more information regarding the exact sequencing and interrupt definitions.



Register Definitions

CNTLO

\$00 Parallel Control Register Port read/write

CONTROL REGISTER 0	
DATA BIT	DESCRIPTION
15-0	cntl 15-0 output data control bits

FIGURE 2 IP-PARALLEL-HV CONTROL REGISTER 0 BIT MAP

CNTL1

\$02 Parallel Control Register Port read/write

CONTROL REGISTER 1	
DATA BIT	DESCRIPTION
15-8	spare
7-0	cntl 23-16 output data control bits

FIGURE 3 IP-PARALLEL-HV CONTROL REGISTER 1 BIT MAP

1. All bits are active low and are reset on power-up. Default to 'FFFF' off state for
2. In TTL mode each CNTL bit directly corresponds to an Output bit.

Base_CNTL

\$06 BISERIAL Control Register Port read/write

CONTROL REGISTER BASE	
DATA BIT	DESCRIPTION
15-3	spare
2	force interrupt 1 = force
1	master interrupt enable 1 = enabled
0	output register control 1 = enabled

FIGURE 4 IP-PARALLEL-HV BASE CONTROL REGISTER BIT MAP



1. Output Register Control is used to control when the Control registers values are placed onto the output registers. If synchronization is needed set to '0' until the registers are written and then enable ['1']. The output bits will then be driven to the new state at the same time. Referenced to the IP Clock. If the bit is left in the '0' state, then the new control register values will not be output and the data will stay in the previous state. If the bit is left in the '1' state then the control outputs will change when the registers are independently updated.

2. INT_EN is the master interrupt enable. Default is 0. If set to 1 then if one or more of the filtered input data conditions is met an interrupt will be generated on level 0.

3. Force Interrupt is used to create an interrupt for test and software development purposes. Set the bit to cause an interrupt and clear the bit to remove the interrupt. The IO bits can be used for the same purpose if the filter controls are properly set. Requires INT_EN to be enabled.



INTerrupt Enable

Int_en0 \$08 Parallel Control Register Port read/write

DATA BIT	Interrupt Enable DESCRIPTION
15-0	int_en 15-0 Interrupt Enable 1 = enabled, 0 = disabled

FIGURE 5

IP-PARALLEL-HV INTERRUPT ENABLE 0 BIT MAP

Int_en1 \$0A Parallel Control Register Port read/write

DATA BIT	Interrupt Enable DESCRIPTION
15-8	spare
7-0	int_en 23-16 Interrupt Enable 1 = enabled, 0 = disabled

FIGURE 6

IP-PARALLEL-HV INTERRUPT ENABLE 1 BIT MAP

The data bits correspond to the Input lines. In the filtered path if the control register bit is set to 1 then the corresponding Input line is enabled to be a potential interrupter and to be captured by the hold circuit. The enable is applied after the inversion control.



INTerrupt Edge_Lvl

Edg_Lvl 0 \$10 Parallel Control Register Port read/write

DATA BIT	EDGE_LVL DESCRIPTION
15-0	Edg_Lvl 15-0 1 = edge, 0 = level

FIGURE 7

IP-PARALLEL-HV INTERRUPT EDG_LVL 0 BIT MAP

Edg_Lvl 1 \$12 Parallel Control Register Port read/write

DATA BIT	EDGE_LVL DESCRIPTION
15-8	spare
7-0	Edg_Lvl 23-16 1 = edge, 0 = level

FIGURE 8

IP-PARALLEL-HV INTERRUPT EDG_LVL 1 BIT MAP

The data bits correspond to the IO lines. In the filtered path if the control register bit is set to 1 then the corresponding IO line is captured only if there is a transition from '0' to '1'. If set to '0' then anytime the IO line is detected to be '1' the hold circuit will be set. The hold circuit will retain the data until read by the corresponding data_in_fi(x) is accessed. The hold circuits are after the enable and inversion in the pipeline.



INTerrupt Polarity

Pol 0 \$18 Parallel Control Register Port read/write

DATA BIT	Polarity	DESCRIPTION
15-0		POL 15-0 1 = invert, 0 = not inverted

FIGURE 9

IP-PARALLEL-HV INTERRUPT POL 0 BIT MAP

Pol 1 \$1A Parallel Control Register Port read/write

DATA BIT	Polarity	DESCRIPTION
15-8		spare
7-0		POL 23-16 1 = invert, 0 = not inverted

FIGURE 10

IP-PARALLEL-HV INTERRUPT POL 1 BIT MAP

The data bits correspond to the IO lines. In the filtered path if the control register bit is set to 1 then the corresponding IO line is inverted. If set to '0' then no inversion is applied.



Data Input Filtered

Datrain_fil0 \$20 Parallel Control Register Port read/write

DATA BIT	Filtered Data DESCRIPTION
15-0	DATAIN_FIL 15-0

FIGURE 11 IP-PARALLEL-HV INTERRUPT DATAIN_FILO BIT MAP

Datrain_fil1 \$22 Parallel Control Register Port read/write

DATA BIT	Filtered Data DESCRIPTION
7-0	DATAIN_FIL 23-16

FIGURE 12 IP-PARALLEL-HV INTERRUPT DATAIN_FIL1 BIT MAP

The data bits correspond to the IO lines after the filters have been applied. The data remains latched until the register is read. The three registers are independent for reading and clearing purposes. Read [clear] the registers after any control change to insure that no false positives are reported.



Data Input Direct

Datain_dir0 \$28 Parallel Control Register Port read/write

DATA BIT	Direct Data DESCRIPTION
15-0	DATAIN_DIR 15-0

FIGURE 13 IP-PARALLEL-HV INTERRUPT DATAIN_DIRO BIT MAP

Datain_dir1 \$2A Parallel Control Register Port read/write

DATA BIT	Direct Data DESCRIPTION
7-0	DATAIN_DIR 23-16

FIGURE 14 IP-PARALLEL-HV INTERRUPT DATAIN_DIR1 BIT MAP

The data bits correspond to the IO lines without filters being applied. The data is a direct reflection of the current state of the IO lines. Metastable protection registers are in place but no hold registers.



BIS_VECTOR

\$OE Parallel Interrupt Vector Port

The Interrupt vector for the IP-Parallel-HV is stored in this byte wide register. This read/write register is initialized to 'xFF' upon power-on reset. The vector is stored in the odd byte location [D7..0]. The vector should be initialized before the interrupt is enabled or the mask is lowered. The interrupt is automatically cleared when the CPU acknowledges the interrupt.

Interrupts

All IP Module interrupts are vectored. The vector from the IP-PARALLEL-HV comes from a vector register loaded as part of the initialization process. The vector register can be programmed to any 8 bit value. The default value is \$FF which is sometimes not a valid user vector. The software is responsible for choosing a valid user vector.

The IP-PARALLEL-HV state machines generate an interrupt request when a programmed condition is detected on the IO lines. The interrupt is mapped to interrupt request 0. The CPU will respond by asserting INT. The hardware will automatically supply the appropriate interrupt vector and clear the request when accessed by the CPU. The source of the interrupt is obtained by reading DATA_IN_FILO-1. The status remains valid until the registers are read. The interrupt status is auto-cleared when the registers are accessed.

Some carrier boards pre-fetch data. If your carrier board pre-fetches the interrupt status, then the status may be cleared when the SW goes to look at it. If this is an issue then be careful with the order of reading the registers to prevent the pre-fetching function from affecting operation.

The interrupt level seen by the CPU is determined by the IP Carrier board being used. The master interrupt can be disabled or enabled through the BASE_CNTL register. The individual enables for IO lines are controllable through INT_ENO-1. The enable operates before the interrupt holding latch, which stores the request for the CPU. Once the interrupt request is set, the way to clear the request is to read the holding register [DATA_IN_FILO-1], reset the board, or disable the interrupt. The Interrupt acknowledge cycle fetches the vector, but does not clear the interrupt request in this design.

If operating in a polled mode and making use of the interrupts for status then the master interrupt should be disabled.



ID PROM

Every IP contains an ID PROM, whose size is at least 32 x 8 bits. The ID PROM aids in software auto configuration and configuration management. The user's software, or a supplied driver, may verify that the device it expects is actually installed at the location it expects, and is nominally functional. The ID PROM contains the manufacturing revision level of the IP. If a driver requires that a particular revision to be present, it may check for it directly.

The location of the ID PROM in the host's address space is dependent on which carrier is used.

Standard data in the ID PROM on the IP-PARALLEL-HV is shown in the figure below. For more information on IP ID PROMs refer to the IP Module Logic Interface Specification, available from Dynamic Engineering.

Each of the modifications to the IP-Parallel-HV board will be recorded with a new code in the DRIVER ID and reserved fields.

Address	Data	HV
01	ASCII "I"	\$49
03	ASCII "P"	\$50
05	ASCII "A"	\$41
07	ASCII "H"	\$48
09	Manufacturer ID	\$1E
0B	Model Number	\$04
0D	Revision	\$A0
0F	reserved	\$00
11	Driver ID, low byte	\$00
13	Driver ID, high byte	\$00
15	No of extra bytes used	\$2C
17	CRC	\$68

FIGURE 15

IP-PARALLEL-HV ID PROM



IP Module Logic Interface Pin Assignment

The figure below gives the pin assignments for the IP Module Logic Interface on the IP-PARALLEL-HV. Pins marked n/c below are defined by the specification, but not used on the IP-PARALLEL-HV. Also see the User Manual for your carrier board for more information.

GND		GND		1	26	
Reset*	CLK	+5V		2	27	
		R/W*		3	28	
D1	D0	IDSEL*		4	29	
		DMAReq0*		5	30	
D3	D2	MEMSEL*		6	31	
		DMAReq1*		7	32	
D5	D4	IntSel*		8	33	
		DMAck*		9	34	
D7	D6	IOSel*		10	35	
		n/c		11	36	
D9	D8	A1		12	37	
		DMAEnd*		13	38	
D11	D10	A2		14	39	
		n/c		15	40	
D13	D12	A3		16	41	
		IntReq0*		17	42	
D15	D14	A4		18	43	
		IntReq1*		19	44	
BS0*	BS0*	A5		20	45	
BS1*	n/c	n/c		21	46	
		A6		22	47	
n/c	+5V	Ack*		23	48	
		n/c		24	49	
GND		GND		25	50	

NOTE 1: The no-connect signals above are defined by the IP Module Logic Interface Specification, but not used by this IP. See the Specification for more information.

NOTE 2: The layout of the pin numbers in this table corresponds to the physical placement of pins on the IP connector. Thus this table may be used to easily locate the physical pin corresponding to a desired signal. Pin 1 is marked with a square pad on the IP Module.

FIGURE 16

IP-PARALLEL-HV LOGIC INTERFACE



IP Module IO Interface Pin Assignment

The figure below gives the pin assignments for the IP Module IO Interface on the IP-PARALLEL-HV. Pins marked. Also see the User Manual for your carrier board for more information.

0_0	L_0		1	26	
0_1	L_1		2	27	
0_2	L_2		3	28	
0_3	L_3		4	29	
0_4	L_4		5	30	
0_5	L_5		6	31	
0_6	L_6		7	32	
0_7	L_7		8	33	
0_8	L_8		9	34	
0_9	L_9		10	35	
0_10	L_10		11	36	
0_11	L_11		12	37	
0_12	L_12		13	38	
0_13	L_13		14	39	
0_14	L_14		15	40	
0_15	L_15		16	41	
0_16	L_16		17	42	
0_17	L_17		18	43	
0_18	L_18		19	44	
0_19	L_19		20	45	
0_20	I0_20		21	46	
0_21	L_21		22	47	
0_22	L_22		23	48	
0_23	L_23		24	49	
VIO	GND	25	50		

NOTE 1: The layout of the pin numbers in this table corresponds to the physical placement of pins on the IP connector. Thus this table may be used to easily locate the physical pin corresponding to a desired signal. Pin 1 is marked with a square pad on the IP Module. Unused pins should not be connected.

FIGURE 17

IP-PARALLEL-HV IO INTERFACE

"O" 23-0 Correspond to the output signals and map directly to CNTLO,1 definitions

"I" 23-0 Correspond to the input signals and map directly to the direct and filtered data paths.

VIO is used to source 6.5V in this design. The DIODE allows external voltages to be connected to the IP-Parallel-HV without modification to the card. The external voltage must be greater than the reference voltage. With changes to the regulator settings [resistors] the on board regulator can be "programmed" for other reference voltages [12 V max output]



Applications Guide

Interfacing

Some general interfacing guidelines are presented below. Do not hesitate to contact the factory if you need more assistance.

Watch the system grounds. All electrically connected equipment should have a fail-safe common ground that is large enough to handle all current loads without affecting noise immunity. Power supplies and power-consuming loads should all have their own ground wires back to a common point.

Power all system power supplies from one switch. Connecting external voltage to the IP-Parallel-HV when it is not powered can damage it, as well as the rest of the host system. This problem may be avoided by turning all power supplies on and off at the same time. The open collector drivers can handle relatively large offsets in voltage and are designed to operate when parts of the system are powered and parts are not. The IP-Parallel-HV does not contain special input protection other than the resistor divider. It is better design practice to keep the voltage offsets minimized and the potential for current flowing through un-powered electronics to a minimum.

Keep cables short. Flat cables, even with alternate ground lines, are not suitable for long distances.

Terminal Block. We offer a high quality 50 screw terminal block that directly connects to the flat cable. The terminal block mounts on standard DIN rails. [<http://www.dyneng.com/HDRterm50.html>] Dynamic Engineering also stocks ribbon cable in a variety of lengths. <http://www.dyneng.com/HDRribn50.html>

Many flat cable interface products are available from third party vendors to assist you in your system integration and debugging. These include connectors, cables, test points, 'Y's, 50 pin in-line switches, breakout boxes, etc.



Loop-back Connections

The ATP software we use to test the IP-Parallel-HV includes a loop-back test. The Engineering Kit for the IP-Parallel-HV includes the source code for the ATP. The loop-back test is facilitated with an IP-Debug-IO card with added wire-wrapped interconnections.

Model "HV"

From	To	Signal
49	24	I23 - 023
48	23	I22 - 022
47	22	I21 - 021
46	21	I20 - 020
45	20	I19 - 019
44	19	I18 - 018
43	18	I17 - 017
42	17	I16 - 016
41	16	I15 - 015
40	15	I14 - 014
39	14	I13 - 013
38	13	I12 - 012
37	12	I11 - 011
36	11	I10 - 010
35	10	I9 - 09
34	9	I8 - 08
33	8	I7 - 07
32	7	I6 - 06
31	6	I5 - 05
30	5	I4 - 04
29	4	I3 - 03
28	3	I2 - 02
27	2	I1 - 01
26	1	I0 - 00



Construction and Reliability

IP Modules were conceived and engineered for rugged industrial environments. The IP-PARALLEL-HV is constructed out of 0.062 inch thick FR4 material.

Through hole and surface mounting of components are used. IC sockets use high quality plated screw machine pins. High insertion and removal forces are required, which assists in the retention of components. If the application requires unusually high reliability or is in an environment subject to high vibration, the user may solder the corner pins of each socketed IC into the socket, using a grounded soldering iron.

The IP Module connectors are keyed and shrouded with Gold plated pins on both plugs and receptacles. They are rated at 1 Amp per pin, 200 insertion cycles minimum. These connectors make consistent, correct insertion easy and reliable.

The IP is secured against the carrier with four metric M2 stainless steel screws. The heads of the screws are countersunk into the IP. The four screws provide significant protection against shock, vibration, and incomplete insertion. For most applications, they are not required. *Please order standard mounting kit for IPs if you want this option.* [IP-MTG-KIT]

The IP Module provides a low temperature coefficient of 0.89 W/°C for uniform heat. This is based upon the temperature coefficient of the base FR4 material of 0.31 W/m-°C, and taking into account the thickness and area of the IP. The coefficient means that if 0.89 Watts are applied uniformly on the component side, then the temperature difference between the component side and solder side is one degree Celsius.



Thermal Considerations

The IP-Parallel-HV design consists of CMOS circuits. The power dissipation due to internal circuitry is very low. It is possible to create a higher power dissipation with the externally connected logic. If more than one a Watt is required to be dissipated due to external loading then forced air cooling is recommended. With the one degree differential temperature to the solder side of the board external cooling is easily accomplished.

Warranty and Repair

Dynamic Engineering warrants this product to be free from defects in workmanship and materials under normal use and service and in its original, unmodified condition, for a period of one year from the time of purchase. If the product is found to be defective within the terms of this warranty, Dynamic Engineering's sole responsibility shall be to repair, or at Dynamic Engineering's sole option to replace, the defective product. The product must be returned by the original customer, insured, and shipped prepaid to Dynamic Engineering. All replaced products become the sole property of Dynamic Engineering.

Dynamic Engineering's warranty of and liability for defective products is limited to that set forth herein. Dynamic Engineering disclaims and excludes all other product warranties and product liability, expressed or implied, including but not limited to any implied warranties of merchandisability or fitness for a particular purpose or use, liability for negligence in manufacture or shipment of product, liability for injury to persons or property, or for any incidental or consequential damages.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.



Service Policy

Before returning a product for repair, verify as well as possible that the suspected unit is at fault. Then call the Customer Service Department for a RETURN MATERIAL AUTHORIZATION (RMA) number. Carefully package the unit, in the original shipping carton if this is available, and ship prepaid and insured with the RMA number clearly written on the outside of the package. Include a return address and the telephone number of a technical contact. For out-of-warranty repairs, a purchase order for repair charges must accompany the return. Dynamic Engineering will not be responsible for damages due to improper packaging of returned items. For service on Dynamic Engineering Products not purchased directly from Dynamic Engineering contact your reseller. Products returned to Dynamic Engineering for repair by other than the original customer will be treated as out-of-warranty.

Out of Warranty Repairs

Out of warranty repairs will be billed on a material and labor basis. The current minimum repair charge is \$100. Customer approval will be obtained before repairing any item if the repair charges will exceed one half of the quantity one list price for that unit. Return transportation and insurance will be billed as part of the repair and is in addition to the minimum charge.

For Service Contact:

Customer Service Department
Dynamic Engineering

435 Park Dr.
Ben Lomond, CA 95005
831-336-8891
831-336-3840 fax
e-mail support@dyneng.com



Dynamic
Engineering

Specifications

Logic Interface:	IP Module Logic Interface
Parallel Interface:	24 open collector outputs. 40 mA sink with 470 Ω [upper 8] and 1K [lower 16] pull-up to reference Voltage. 24 Inputs with resistor divider. Standard reference voltage of 6.5V
Software Interface:	Control Registers, ID PROM, Vector Register, Status Ports
Initialization:	Hardware Reset forces all registers to 0.
Access Modes:	Word I/O Space (see memory map) Word in ID Space Vectored interrupt
Access Time:	back-to-back cycles in 500ns (8Mhz.) or 125 nS (32 Mhz.)
Wait States:	1 to all spaces
Interrupt:	Multiple interrupt filtering options available on each IO line. Enabled, Active hi or low, edge or level.
DMA:	No Logic Interface DMA Support implemented at this time.
Onboard Options:	All Options are Software Programmable
Interface Options:	50 pin flat cable 50 screw terminal block interface [HDRterm50] User cable
Dimensions:	Standard Single IP Module. 1.8 x 3.9 x 0.344 (max.) inches
Construction:	FR4 Multi-Layer Printed Circuit, Through Hole and Surface Mount Components. Programmable parts are socketed.
Temperature Coefficient:	0.89 W/ $^{\circ}$ C for uniform heat across IP
Power:	Max. TBD mA @ 5
MTBF	1.855 M Hours GB 25C Bellcore



Order Information

The IP-Parallel-HV board has 1 standard configurations.

http://www.dyneng.com/ip_parallel_io.html

"HV"

IP Module with 48 HV IO
24 open collector drivers with 470 Ω pull-up [upper 8] and
1K Ω [lower 16]
24 Inputs with resistor divider network
16 bit IP interface

Tools for IP-PARALLEL-HV

IP-Debug-Bus - IP Bus interface extender with testpoints,
isolated power and quickswitch technology to allow hot
swapping of IPs or power cycling without powering down the
host.

<http://www.dyneng.com/ipdbgbus.html>

IP-Debug-IO II - IndustryPack IO connector breakout with
testpoints, ribbon cable headers, and locations for user
circuits. <http://www.dyneng.com/ipdbgio.html>

HDRterm50 - Ribbon cable compatible 50 pin header to 50
screw terminal header. Comes with DIN rail mounting
capability. <http://www.dyneng.com/HDRterm50.html>

PCI3IP - 1/2 length PCI card with 3 IP slots.

http://www.dyneng.com/pci_3_ip.html

IP-MTG-KIT - 4 metric stainless screw and stand-off pairs to
retain IP-Parallel-HV against the carrier board. Flat head
screws match IP Specification mounting requirements.

All information provided is Copyright Dynamic Engineering

