


| Half size PCI card. meets "6600" spec. |
|
| |
|
| 1 PMC Slot provided. |
|
| |
|
| PCI bus can operate at 66 or 33 MHz. The PMC must be 66 MHz capable for 66 MHz operation to work properly. M66EN has a user shunt to allow or disable 66 MHz. operation. Standard operation from zero-delay buffered PCI clock. Options for PMC sourced clock or local oscillator and clock driver. |
|
| Standard PCI byte lanes supported for byte, word and long access dependent on installed PMC. 64 or 32 bit operation supported. |
|
| PMC register definitions as defined by installed hardware. No software set-up required by PCI2PMC. | |
| INTA, B, C, D routed to PCI connector from PMC. |
|
| |
|
| AD signals are series terminated. Schottky clamping Diodes on critical PCI signals. Zero delay buffer for PCI clock distribution. Proper impedance for PCI maintained. |
|
| |
|
| +5, +3.3, +12, -12V supplied to PMC. Jumper option for onboard 1500mA regulator or PCI 3.3V supply. |
|
| PCI IO Voltage is set by the PCI backplane. VIO is routed from the PCI connector to the PMC. |
|
| PCI2PMC has a cut-out to support increased airflow over the PMC component side. |
|
| Front Bezel IO supported at PCI bracket. Jn4 "user IO" supported with SCSI and DIN connectors. See Panduit for mate [120-964-455] or standard SCSI II /lll connector. +5V and Ground references on SCSI II /lll connector - user jumper selectable. SCSI connector has matched length traces to Jn4. DIN connector is matched length per side - Column A is matched and column C is matched with a slight offset between them. |
|
| |
|
| PCI +3V, Regulator 3.3, PMC 3.3, +5V, +12V, -12V, PMC Present | |
| |
|
| Hi Temp ROHS compliant FR4 used with Gold instead of Tin to allow for ROHS and non-ROHS assembly techniques. PCB material is UL rated 94V-0 compliant | |
| |
|
| 4.63 Million Hours GB 25C "-ME-HC" option 2.96 Million Hours GB 25C standard card |
|
| |
|
| operating: -40<=>85 standard | |
| |
|
| add "-CC" for conformal coating | |
| |
|
| Primary PCI JTAG connections are routed to a header. The PCI JTAG can be connected to the PMC JTAG or left open for download cable use. JTAG pin definitions are in the silkscreen. Ask for option "-JTAG" to have this installed. |
| You have a choice between the PCI2PMC and the PCIBPMC(). With the PCI2PMC direct connect to the PCI bus the latency to the PMC is optimized. With the Bridged design of the PCIBPMC() the system speed is optimized. In some cases the possibility of doing 64 bit accesses to 32 bit PMC ports [memory] and 66 MHz primary PCI with a 33 MHz PMC secondary may be faster than the direct connect model. In either case your data will move quickly and reliably through the PCI bus to and from your hardware. |
|
| |
|
| PCI2PMC has two price points with the "PCI2PMC-ME-HC" model appropriate for 32/33 PMC´s with front panel IO, and the "PCI2PMC" model for optimized inventory and flexibility. Make use of existing PMC designs in PCI applications without paying for the expense of a new design and layout. Quantity discounts are available. |
|
| |
|
| 1 year warranty standard. Extended Warranty available. |
|
| |
|
| The PCI2PMC is easy to use. A plug and play interface to the PMC site. |
|
| |
|
| PCI2PMC is a popular board. We keep the standard build PCI2PMC and -ME-HC versions in stock. Alternate versions may have a short delay in processing. Send in your order and in most cases have your hardware the next day. |
|
| |
|
| PCI2PMC is a half size PCI board which conforms to the PCI mechanical specifications. Eliminate mechanical interference issues. PCI2PMC can be used in all PCI slots including narrow chassis. |
|
| |
|
| PCI2PMC is PMC compliant per the IEEE 1386 specification. All Dynamic Engineering PMC Modules are compatible with the PCI2PMC. All PMC Modules which are compliant with the PMC specification are compatible with the PCIBPMC. | |
| |
|
| PCI2PMC is not PCI compliant. All passive PMC carriers for the PCI bus including PCI2PMC have trace lengths in excess of the maximum specified by the PCI specification. PCI2PMC design includes several features to minimize the effects of the longer traces. The zero delay clock buffer keeps the PCI side of the clock length within specification, the series resistors and clamping diodes help to filter the PCI signals. Proper impedance control helps to minimize reflections. Single PCI2PMC adapters can be expected to work in any PCI bus stub. If you need to operate multiple adapters per stub we recommend the PCIBPMC which is completely PCI specification compliant. PCI2PMC is in use in hundreds of chassis and tested in multiple backplanes. |


