Size |
Standard Single PMC
|
|
|
FPGA |
Virtex 4 SX35 with option for LX60
|
|
|
Temperature Sensor |
13 bit, one degree C I2C interface temperature sensor can be read for a local temperature. Attached to Virtex device.
|
|
|
Memory |
Optional 1M x 36 QDR SRAM provided attached to Virtex. Additional internal Block RAM used for FIFO´s to support DMA transfers.
|
|
|
Clocking |
Two programmable PLL reference clocks are provided for the Virtex. A reference oscillator is provided. The standard frequency is 40 MHz. Other frequencies are available by request. A 2X copy of the PCI clock is used for the inter-FPGA bus. The 66 MHz can be used as a reference.
|
|
|
IO |
Bezel and or Pn4 IO options. 34/32 Differential transceivers with LVDS or RS-485 installed. Each IO has separate Direction and Termination control. Matched length impedance controlled routing.
|
|
|
LED´s |
4 LED´s controlled by the Virtex are provided. The LED´s can be used for development or user applications.
|
|
|
PCI Speed |
Standard 33 MHz. operation
|
|
|
PCI Access Width |
Standard 32 bit operation supported.
|
|
|
Software Interface |
PMC registers are read-writeable. Base driver has support for reference design registers within Virtex and a "generic" capability to communicate with user defined registers and memory. |
|
|
Interrupts |
Status can be polled for non-interrupt driven operation. User defined interrupts supported.
|
|
|
Power |
+5 and 3.3 required. 2.5V, 1.8V, and 1.2V converted with on-board switching regulators.
|
|
|
DIP switch |
An 8 position switch is attached to the base FPGA to allow for configuration control, addressing multiple cards, or to facilitate debugging
|
|
|
Speed |
PMC-XM-DIFF is optimized for IO interfacing requirements. The built in PCI bus interface uses FIFO memories and programmable interrupts off-load the CPU from most of the management. Independent DMA channels further reduce CPU overhead when multiple streams are in use. The FIFO access is optimized for the PCI bus further reducing overhead by speeding up the data transfer. The PCI interface is in a separate FPGA from the user one leaving the full Virtex for your application. PMC-XM-DIFF has independent and interconnected channel functions. With LVDS - 200+ MHz IO and with RS-485 up to 40 MHz. When combined the 3.3V RS-485 devices have a reduced rate |
|
|
Price |
PMC-XM-DIFF is available off-the-shelf at a reasonable price. Custom versions can also be arranged. PMC-XM-DIFF is easily programmed to implement new functions. Previously implemented "custom designs" are available without the costs of schematic level design, layout, debugging etc. A modified PMC-XM-DIFF will represent a large cost and time savings in your budget. Price includes VHDL project, Driver, and reference application.
|
|
|
Ease of Use |
PMC-XM-DIFF is easy to use. Point and shoot - just fill the FIFO and set the start bit to get your custom protocol transmitting. Built in loop-back capabilities and engineering kit helps with integration into your system. Windows driver available. Linux/VxWorks available upon request.
|
|
|
Availability |
Dynamic Engineering works to keep the PMC-XM-DIFF base models in stock. Send in your order and in most cases have your hardware rapidly. With a custom design a 1-2 week design period is usually required. We can support immediately with the std version then the FLASH later to help get your project going - or you can do the design yourself and start now. The manuals are located at the bottom of this page.
|
|
|
Size |
PMC-XM-DIFF is a standard single width PMC card and meets the PMC mechanical specifications. PMC-XM-DIFF can be used in all PMC slots.
|
|
|
PMC Compatibility |
PMC-XM-DIFF is PMC compliant per the IEEE 1386 specification. |
|
|
PCI Compatibility |
PMC-XM-DIFF is PCI compliant. You can develop with a PCI or PCIe to PMC adapter - PCIeBPMCX1, PCI2PMC, or PCIBPMC. |