DYNAMIC ENGINEERING 150 DuBois St., Suite B/C Santa Cruz, CA 95060 831-457-8891 <u>https://www.dyneng.com</u> <u>sales@dyneng.com</u> Est. 1988

# IP-Parallel-TTL-DPR "IpParTtIDpr"

# Windows 10 WDF Driver Documentation

# **Developed with Windows Driver Foundation Ver1.9**

Manual Revision 1p0 Corresponding Hardware: Revision 04 10-2001-0104 FLASH revision 1p1

#### **IpParTtIDpr**

Dynamic Engineering 150 DuBois St., Suite B/C Santa Cruz, CA 95060 831-457-8891 This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

This product has been designed to operate with IP Module carriers and compatible user-provided equipment. Connection of incompatible hardware is likely to cause serious damage.

©2022 by Dynamic Engineering. Trademarks and registered trademarks are owned by their respective manufactures.



# Table of Contents

INTRODUCTION	5
Driver Installation	7
Windows 10/11 Installation	7
Driver Startup	8
IO Controls	8
IOCTL IP PARttIDPR GET INFO	9
IOCTL IP PARttIDPR SET IP CONTROL	10
IOCTL_IP_PARttIDPR_GET_IP_STATE	10
IOCTL_IP_PARttIDPR_REGISTER_EVENT	11
IOCTL_IP_PARttIDPR_ENABLE_INTERRUPT	11
IOCTL_IP_PARttIDPR_DISABLE_INTERRUPT	11
IOCTL_IP_PARttIDPR_FORCE_INTERRUPT	11
IOCTL_IP_PARttIDPR_CLR_FORCE_INTERRUPT	12
IOCTL_IP_PARttIDPR_SET_VECTOR	12
IOCTL_IP_PARttIDPR_GET_VECTOR	12
IOCTL_IP_PARttIDPR_GET_ISR_STATUS	12
IOCTL_IP_PARttIDPR_SET_MASTER_INT_EN	13
IOCTL_IP_PARttIDPR_CLR_MASTER_INT_EN	13
IOCTL_IP_PARttIDPR_SET_BASE_CONFIG	13
IOCTL_IP_PARttIDPR_GET_BASE_CONFIG IOCTL_IP_PARttIDPR_GET_STATUS	13 14
IOCTL IP PARttiDPR GET REVISION	14
IOCTL_IP_PARttIDPR_SET_SLOTSWITCH	14
IOCTL IP PARttiDPR GET SLOTSWITCH	14
IOCTL IP PARttIDPR GET IP ID	15
IOCTL_IP_PARttIDPR_SET_DATA_OUT	15
IOCTL IP PARttIDPR GET DATA OUT	15
IOCTL IP PARttIDPR SET DIR	15
IOCTL IP PARttIDPR GET DIR	15
IOCTL IP PARttIDPR SET POLARITY	16
IOCTL_IP_PARttIDPR_GET_POLARITY	16
IOCTL_IP_PARttIDPR_SET_EDGE_LEVEL	16
IOCTL_IP_PARttIDPR_GET_EDGE_LEVEL	16
IOCTL_IP_PARttIDPR_SET_INT_EN	17
IOCTL_IP_PARttIDPR_GET_INT_EN	17
IOCTL_IP_PARttIDPR_READ_DIRECT	17
IOCTL_IP_PARttIDPR_SET_COS_RISING_STAT	17
IOCTL_IP_PARttIDPR_GET_COS_RISING_STAT	17
IOCTL_IP_PARttIDPR_SET_COS_FALLING_STAT	18
IOCTL IP PARTIDPR GET COS FALLING STAT	18



IOCTL_IP_PARttIDPR_SET_COS_RISING_EN	18
IOCTL_IP_PARttIDPR_GET_COS_RISING_EN	18
IOCTL_IP_PARttIDPR_SET_COS_FALLING_EN	19
IOCTL_IP_PARttIDPR_GET_COS_FALLING_EN	19
IOCTL_IP_PARttIDPR_READ_FILTERED	19
IOCTL_IP_PARttIDPR_SET_HALF_DIV	19
IOCTL_IP_PARttIDPR_GET_HALF_DIV	19
IOCTL_IP_PARttIDPR_SET_COMMAND	20
IOCTL_IP_PARttIDPR_GET_COMMAND	20
IOCTL_IP_PARttIDPR_READ_FIFO	20
IOCTL_IP_PARttIDPR_GET_CMD_CNT	20
IOCTL_IP_PARttIDPR_GET_DATA_CNT	21
IOCTL_IP_PARttIDPR_TEST_SET_0	21
IOCTL_IP_PARttIDPR_TEST_GET_0	21
IOCTL_IP_PARttIDPR_TEST_SET_1	21
IOCTL_IP_PARttIDPR_TEST_GET_1	21
IOCTL_IP_PARttIDPR_TEST_SET_2	22
IOCTL_IP_PARttIDPR_TEST_GET_2	22
WARRANTY AND REPAIR	23
Service Policy	23
Support	23

For Service Contact:



23

#### Introduction

The IpParTtIDpr driver is a Windows device driver for IP-Parallel-TTL-DPR Industrypack (IP) module from Dynamic Engineering. This driver was developed with the Windows Driver Foundation version 1.9 (WDF) from Microsoft, specifically the Kernel-Mode Driver Framework (KMDF).

The IpParTtlDpr software package has two parts. The driver for Windows® 10/11 OS, and the User Application "UserAp" executable.

The driver is delivered electronically. The files supplied are installed into the client system to allow access to the hardware. The UserAp code is delivered in source form [C] and is for the purpose of providing a reference to using the driver.

UserAp is a stand-alone code set with a simple, and powerful menu plus a series of "tests" that can be run on the installed hardware. Each of the tests execute calls to the driver, pass parameters and structures, and get results back. With the sequence of calls demonstrated, the functions of the hardware are utilized for loop-back testing. The software is used for manufacturing test at Dynamic Engineering.

The test software can be ported to your application to provide a running start. It is recommended to port the Register tests to your application to get started. The tests are simple and will quickly demonstrate the end-to-end operation of your application making calls to the driver and interacting with the hardware.

The menu allows the user to add tests, to run sequences of tests, to run until a failure occurs and stop or to continue, to program a set number of loops to execute and more. The user can add tests to the provided test suite to try out application ideas before committing to your system configuration. In many cases the test configuration will allow faster debugging in a more controlled environment before integrating with the rest of the system. The test suite is designed to accommodate up to 5 boards. The number of boards can be expanded. See Main.c to increase the number of handles.

The hardware manual defines the pinout, the bitmaps and detailed configurations for each feature of the design. The driver handles all aspects of interacting with the hardware. For added explanations about what some of the driver functions do, please refer to the hardware manual.

We strive to make a useable product. If you have suggestions for extended features, special calls for particular set-ups or whatever please share them with us.

When the IpParTtIDpr board is recognized by the IP Carrier Driver, the carrier driver will start the IpParTtIDpr driver which will create a device object for the board. If more than



one is found additional copies of the driver are loaded. The carrier driver will load the info storage register on the IpParTtIDpr with the carrier switch setting and the slot number of the IpParTtIDpr device. From within the IpParTtIDpr driver the user can access the switch and slot information to determine the specific device being accessed when more than one is installed.

The reference software application has a loop to check for devices. The number of devices found, the locations, and device count are printed out at the top of the menu.

IO Control calls (IOCTLs) are used to configure the board and read status. Read and Write calls are used to move data in and out of the device.

#### Note

This documentation will provide information about all calls made to the drivers, and how the drivers interact with the device for each of these calls. For more detailed information on the hardware implementation, refer to the IpParTtIDpr user manual (also referred to as the hardware manual).



### **Driver Installation**

There are several files provided in each IP driver package. These files include IpParTtIDpr.sys, IpParTtIDpr.cat, IpParTtIDpr.inf.

Please note: Your carrier driver may need to be updated to use the IP module. The list of IP modules is compiled along with the driver and due to signing requirements.

IpParTtIDprPublic.h and IpPublic.h are C header files that define the Application Program Interface (API) to the driver. These files are required at compile time by any application that wishes to interface with the driver, but are not needed for driver installation. IpPublic.h is supplied with the carrier driver. IpParTtIDpr\_Public.h. is supplied with UserAp.

**Warning**: The appropriate IP carrier driver must be installed before any IP modules can be detected by the system.

#### Windows 10/11 Installation

Copy the supplied system files to a folder of your choice.

With the IP hardware installed, power-on the host computer.

- Open the *Device Manager* from the control panel.
- Under *Other devices* there should be an item for each IP module installed on the IP carrier. The label for a module installed in the first slot of the first PCIe3IP carrier would read *PcieCar0 IP Slot A*\*.
- Right-click on the first device and select **Update Driver Software**.
- Insert the removable memory device prepared above if necessary.
- Select Browse my computer for driver software.
- Select *Browse* and navigate to the memory device or other location prepared above.
- Select *Next*. The IpParTtIDpr device driver should now be installed.
- Select *Close* to close the update window.
- Right-click on the remaining IP slot icons and repeat the above procedure as necessary.
- \* If the [*Carrier*] *IP Slot* [*x*] devices are not displayed, click on the *Scan for hardware changes* icon on the Device Manager tool-bar.



### **Driver Startup**

Once the driver has been installed it will start automatically when the system recognizes the hardware.

A handle can be opened to a specific board by using the CreateFile() function call and passing in the device name obtained from the system.

The interface to the device is identified using a globally unique identifier (GUID), which is defined in IpParTtIDpr\_Public.h.

The *main.c* file provided with the user test software can be used as an example to show how to obtain a handle to an IpParTtIDpr device.

#### **IO Controls**

The driver uses IO Control calls (IOCTLs) to configure the device. IOCTLs refer to a single Device Object, which controls a single module. IOCTLs are called using the function DeviceIoControl() (see below), and passing in the handle to the device opened with CreateFile() (see above). IOCTLs generally have input parameters, output parameters, or both. Often a custom structure is used.

#### BOOL DeviceIoControl(

HANDLE	hDevice,	11	Handle opened with CreateFile()
DWORD	dwIoControlCode,	11	Control code defined in API header file
LPVOID	lpInBuffer,	11	Pointer to input parameter
DWORD	nInBufferSize,	11	Size of input parameter
LPVOID	lpOutBuffer,	11	Pointer to output parameter
DWORD	nOutBufferSize,	11	Size of output parameter
LPDWORD	lpBytesReturned,	11	Pointer to return length parameter
LPOVERLAPPED	lpOverlapped,	11	Optional pointer to overlapped structure
);		//	used for asynchronous I/O



#### IOCTLs defined for the IpBis6Gpio driver are described below:

#### IOCTL\_IP\_PARttIDPR\_GET\_INFO

*Function:* Returns the driver and firmware revisions, module instance number and location and other information.

Input: None

Output: DRIVER\_IP\_DEVICE\_INFO structure

*Notes:* This call does not access the hardware, only stored driver parameters. NewIpCntl indicates that the module's carrier has expanded slot control capabilities. See the definition of DRIVER\_IP\_DEVICE\_INFO below.

typedef str	uct _DRIVER_IP_DEV	
UCHAR	DriverRev;	// Driver revision
UCHAR	FirmwareRev;	// Firmware major revision
UCHAR	FirmwareRevMin;	// Firmware minor revision
UCHAR	InstanceNum;	// Zero-based device number
UCHAR	CarrierSwitch;	// 00xFF
UCHAR	CarrierSlotNum;	// 07 -> IP slots A, B, C, D, E, F, G or H
UCHAR	CarDriverRev;	<pre>// Carrier driver revision</pre>
UCHAR	CarFirmwareRev;	<pre>// Carrier firmware major revision</pre>
UCHAR	CarFirmwareRevMin	;// Carrier firmware minor revision
UCHAR	CarCPLDRev;	//**Used for PCIe carriers only**0xFF for
others		
UCHAR	CarCPLDRevMin;	//**Used for PCIe carriers only**0xFF for
others		
BOOLEAN	Ip32MCapable;	// IP capable of both 8MHz and 32MHz operation
BOOLEAN	-	// New IP slot control interface
WCHAR	LocationString[IP	_LOC_STRING_SIZE];
} DRIVER_IP	_DEVICE_INFO, *PDR	IVER_IP_DEVICE_INFO;



#### IOCTL\_IP\_PARttIDPR\_SET\_IP\_CONTROL

*Function:* Sets various control parameters for the IP slot the module is installed in. *Input:* IP SLOT CONTROL structure

Output: None

**Notes:** Controls the IP clock speed, interrupt enables and data manipulation options for the IP slot that the board occupies. See the definition of IP\_SLOT\_CONTROL below. For more information refer to the IP carrier hardware manual.

```
typedef struct _IP_SLOT_CONTROL {
  BOOLEAN Clock32Sel;
  BOOLEAN ClockDis;
  BOOLEAN ByteSwap;
  BOOLEAN WordSwap;
  BOOLEAN WrIncDis;
  BOOLEAN RdIncDis;
  UCHAR WrWordSel;
  UCHAR RdWordSel;
  BOOLEAN BsErrTmOutSel;
  BOOLEAN ActCountEn;
} IP SLOT CONTROL, *PIP SLOT CONTROL;
```

### IOCTL\_IP\_PARttIDPR\_GET\_IP\_STATE

*Function:* Returns control/status information for the IP slot the module is installed in. *Input:* None

Output: IP\_SLOT\_STATE structure

**Notes:** Returns the slot control parameters set in the previous call as well as status information for the IP slot that the board occupies. See the definition of IP\_SLOT\_STATE below.

```
typedef struct IP SLOT_STATE {
   BOOLEAN Clock32Sel;
   BOOLEAN ClockDis;
   BOOLEAN ByteSwap;
   BOOLEAN WordSwap;
   BOOLEAN WrIncDis;
  BOOLEAN RdIncDis;
  UCHAR WrWordSel;
  UCHAR RdWordSel;
   BOOLEAN BsErrTmOutSel;
  BOOLEAN ActCountEn;
 // Slot Status
   BOOLEAN IpIntOEn;
   BOOLEAN IpIntlEn;
   BOOLEAN IpBusErrIntEn;
  BOOLEAN IpInt0Actv;
BOOLEAN IpInt1Actv;
BOOLEAN IpBusError;
   BOOLEAN IpForceInt;
   BOOLEAN WrBusError;
```



```
BOOLEAN RdBusError;
} IP_SLOT_STATE, *PIP_SLOT_STATE;.
```

#### IOCTL\_IP\_PARttIDPR\_REGISTER\_EVENT

*Function:* Registers an event to be signaled when an interrupt occurs.

*Input:* Handle to Event object

#### Output: none

**Notes:** The caller creates an event with CreateEvent() and supplies the handle returned from that call as the input to this IOCTL. The driver then obtains a system pointer to the event and signals the event when an interrupt is serviced. The user interrupt service routine waits on this event, allowing it to respond to the interrupt. In order to un-register the event, set the event handle to NULL while making this call.

#### IOCTL\_IP\_PARttIDPR\_ENABLE\_INTERRUPT

*Function:* Sets the Carrier interrupt enable. *Input:* None *Output:* None *Notes:* Sets the interrupt enable on the carrier. Does not affect the IP Module Master Interrupt Enable

#### IOCTL\_IP\_PARttIDPR\_DISABLE\_INTERRUPT

*Function:* Clears the carrier interrupt enable. *Input:* None *Output:* None *Notes:* Clears the interrupt enable on the carrier. Does not affect the IP Module Master Interrupt Enable. This IOCTL is used when interrupt processing is no longer desired.

#### IOCTL\_IP\_PARttIDPR\_FORCE\_INTERRUPT

*Function:* Causes a system interrupt to occur. *Input:* none *Output:* none *Notes:* Sets Force Interrupt bit in Base Register. Also requires MasterInterruptEn and Carrier level interrupt to be enabled. This IOCTL is used for development, to test interrupt processing.



#### IOCTL\_IP\_PARttIDPR\_CLR\_FORCE\_INTERRUPT

*Function:* Clear Force Interrupt Bit *Input:* none *Output:* none *Notes:* Clears Force Interrupt bit in Base Register.

#### IOCTL\_IP\_PARttIDPR\_SET\_VECTOR

*Function:* Writes an 8 bit value to the interrupt vector register. *Input:* UCHAR *Output:* None *Notes:* Required when used in non-auto-vectored systems.

#### IOCTL\_IP\_PARttIDPR\_GET\_VECTOR

*Function:* Returns the current interrupt vector value. *Input:* none *Output:* UCHAR *Notes:* 

#### IOCTL\_IP\_PARttIDPR\_GET\_ISR\_STATUS

*Function:* Returns the interrupt status, vector read in the last ISR, and the filtered data bits.

*Input:* none

Output: IP\_BIS6\_GPIO\_ISR\_STAT structure

*Notes:* The status contains the contents of the Interrupt register, GPIO Direct Data, Rising status, and Falling Status from the ISR.

```
// Interrupt status and vector
typedef struct _IP_PARttlDPR_ISR_STAT {
    USHORT InterruptStatus;
    USHORT DirectBits;
    USHORT RisingBits;
    USHORT FallingBits;
} IP_PARttlDPR_ISR_STAT, *PIP_PARttlDPR_ISR_STAT;
```



#### IOCTL\_IP\_PARttIDPR\_SET\_MASTER\_INT\_EN

Function: Sets the Master Interrupt enable on the IP module.

*Input:* None

Output: None

**Notes:** Sets the master interrupt enable, leaving all other bit values in the base register unchanged. This IOCTL is used in the user interrupt processing function to re-enable the interrupts after they were disabled in the driver ISR. This allows the driver to set the master interrupt enable without knowing the state of the other base configuration bits.

#### IOCTL\_IP\_PARttIDPR\_CLR\_MASTER\_INT\_EN

*Function:* Clears the master interrupt enable. *Input:* None *Output:* None *Notes:* Clears the master interrupt enable, leaving all other bit values in the base register unchanged. This IOCTL is used when interrupt processing is no longer desired.

#### IOCTL\_IP\_PARttIDPR\_SET\_BASE\_CONFIG

*Function:* Sets base control register configuration. *Input:* IP\_PARttIDPR\_BASE\_CONFIG structure *Output:* none *Notes:* See the definition of IP\_PARttIDPR\_BASE\_CONFIG below. Bit definitions can be found in the '\_Base' section under Register Definitions in the Hardware manual.

typedef struct \_IP\_PARTTLDPR\_BASE\_CONFIG
{
 BOOLEAN DprEn;// Set to enable Dual Port RAM function
 BOOLEAN Reset;// Set to Reset, must be Cleared after for normal
 operation
 BOOLEAN DprIntEn; // Set to enable Dual Port RAM interrupt
 BOOLEAN TestIO; // Set to enable Test Registers onto output bus
} IP\_PARTTLDPR\_BASE\_CONFIG, \* PIP\_PARTTLDPR\_BASE\_CONFIG;

#### IOCTL\_IP\_PARttIDPR\_GET\_BASE\_CONFIG

*Function:* Returns the base control configuration. *Input:* none *Output:* IP\_PARttIDPR\_BASE\_CONFIG structure *Notes:* See the definition of IP\_PARttIDPR\_BASE\_CONFIG above. Bit definitions can be found in the '\_Base' section under Register Definitions in the Hardware manual.



#### IOCTL\_IP\_PARttIDPR\_GET\_STATUS

*Function:* Returns the status bits in the status register. *Input:* none *Output:* USHORT *Notes:*. Bit definitions can be found in the in the Hardware manual. The grouped Rising, Falling, and Filtered Data interrupt requests are available in this register. i.e. if

any Rising Status bit and associated interrupt enable bit are set, the Rising status is set.

#### IOCTL\_IP\_PARttIDPR\_GET\_REVISION

*Function:* Returns the Module FLASH minor and major revisions. *Input:* None *Output:* USHORT *Notes:* See the definition of Bit definitions can be found under the in the Hardware manual. Repeated here: 15-8 = Major, 7-0 = Minor.

#### IOCTL\_IP\_PARttIDPR\_SET\_SLOTSWITCH

*Function:* Write data to the SlotSwitch register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the in the Hardware manual. Used to store the IP location by carrier driver during initialization. Later read by IP driver and stored into a structure. User R/W without consequence.

#### IOCTL\_IP\_PARttIDPR\_GET\_SLOTSWITCH

*Function:* Read data from the SlotSwitch register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the Hardware manual.



#### IOCTL\_IP\_PARttIDPR\_GET\_IP\_ID

*Function:* Returns IP module information. *Input:* None *Output:* IP-IDENTITY structure *Notes:* See the definition of I IP\_IDENTITY below.

typedef struct \_IP\_IDENTITY {
 UCHAR IpManuf;
 UCHAR IpModel;
 UCHAR IpRevision;
 UCHAR IpCustomer;
 USHORT IpVersion;
} IP IDENTITY, \*PIP IDENTITY;

#### IOCTL\_IP\_PARttIDPR\_SET\_DATA\_OUT

*Function:* Write a value to the Tx Data registers. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the in the Hardware manual. 7-0 correspond to the IO bits 47-40. When the corresponding Direction bit is also set the state of the bit is driven.

#### IOCTL\_IP\_PARttIDPR\_GET\_DATA\_OUT

*Function:* Read from the Tx Data register. *Input:* none *Output:* USHORT value of Tx Data Register *Notes:* Definition can be found in the in the Hardware manual.

#### IOCTL\_IP\_PARttIDPR\_SET\_DIR

*Function:* Write a value to the direction register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_Direction' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40.

#### IOCTL\_IP\_PARttIDPR\_GET\_DIR

*Function:* Read from the direction register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_Direction' section under Register Definitions in the Hardware manual.



#### IOCTL\_IP\_PARttIDPR\_SET\_POLARITY

*Function:* Write data to the Polarity register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_Polarity' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40.

#### IOCTL\_IP\_PARttIDPR\_GET\_POLARITY

*Function:* Read data from the Polarity register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_Polarity' section under Register Definitions in the Hardware manual.

#### IOCTL\_IP\_PARttIDPR\_SET\_EDGE\_LEVEL

*Function:* Write data to the EdgeLevel register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_EdgeLevel' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40 Select Edge or Level Processing.

#### IOCTL\_IP\_PARttIDPR\_GET\_EDGE\_LEVEL

*Function:* Read data from the EdgeLevel register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_EdgeLevel' section under Register Definitions in the Hardware manual.



#### IOCTL\_IP\_PARttIDPR\_SET\_INT\_EN

*Function:* Write data to the Interrupt Enable register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_IntEn' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40. Select Interrupt Enabled for a particular IO bit.

#### IOCTL\_IP\_PARttIDPR\_GET\_INT\_EN

*Function:* Read data from the Interrupt Enable register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_IntEn section under Register Definitions in the Hardware manual.

#### IOCTL\_IP\_PARttIDPR\_READ\_DIRECT

*Function:* Read data from the Datalo register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_ReadDirect section under Register Definitions in the Hardware manual. Direct read of IO

#### IOCTL\_IP\_PARttIDPR\_SET\_COS\_RISING\_STAT

*Function:* Write data to the COS Rising Status register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_CosRisingSt' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40. Write to clear bits held in the read side of the register

#### IOCTL\_IP\_PARttIDPR\_GET\_COS\_RISING\_STAT

*Function:* Read data from the COS Rising Status register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_CosRisingSt' section under Register Definitions in the Hardware manual. Read returns status from Rising COS. See COS Rising Enable register.



#### IOCTL\_IP\_PARttIDPR\_SET\_COS\_FALLING\_STAT

*Function:* Write data to the COS Falling Status register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_CosFallingSt' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40. Write to clear bits held in

the read side of the register

#### IOCTL\_IP\_PARttIDPR\_GET\_COS\_FALLING\_STAT

*Function:* Read data from the COS Falling Status register.

Input: none

Output: USHORT

*Notes:* Definition can be found in the '\_CosFallingSt' section under Register Definitions in the Hardware manual. Read returns status from Rising COS. See COS Falling Enable register.

#### IOCTL\_IP\_PARttIDPR\_SET\_COS\_RISING\_EN

*Function:* Write data to the COS Rising Enable register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_CosRisingEn' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40. Write to enable capture of Rising transitions of IO lines. See CosRisingSt and HalfDiv.

#### IOCTL\_IP\_PARttIDPR\_GET\_COS\_RISING\_EN

*Function:* Read data from the COS Rising Enable register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_CosRisingEn' section under Register Definitions in the Hardware manual. Read returns register value from Rising COS Enable.



#### IOCTL\_IP\_PARttIDPR\_SET\_COS\_FALLING\_EN

*Function:* Write data to the COS Falling Enable register. *Input:* USHORT *Output:* none *Notes:* Definition can be found in the '\_CosFallingEn' section

*Notes:* Definition can be found in the '\_CosFallingEn' section under Register Definitions in the Hardware manual. 7-0 correspond to the IO bits 47-40. Write to enable capture of Falling transitions of IO lines. See CosFallingSt and HalfDiv.

#### IOCTL\_IP\_PARttIDPR\_GET\_COS\_FALLING\_EN

*Function:* Read data from the COS Falling Enable register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_CosFallingEn' section under Register Definitions in the Hardware manual. Read returns register value from Falling COS Enable.

#### IOCTL\_IP\_PARttIDPR\_READ\_FILTERED

*Function:* Read data from the Filtered Data register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the ' ReadFiltered se

*Notes:* Definition can be found in the '\_ReadFiltered section under Register Definitions in the Hardware manual. Read of IO data after EdgeLevel and Polarity settings applied. i.e. if set to Edge that bit is masked out of this register. If Polarity is set the bit is inverted compared to the IO bit.

#### IOCTL\_IP\_PARttIDPR\_SET\_HALF\_DIV

*Function:* Write a value to the HalfDiv register. *Input:* USHORT

*Output:* none

**Notes:** Definition can be found in the '\_HalfDiv' section under Register Definitions in the Hardware manual. Used to select the clock rate for the COS. 100 MHz reference is divided based on this register x2.

#### IOCTL\_IP\_PARttIDPR\_GET\_HALF\_DIV

*Function:* Reads from the HalfDiv register. *Input:* none *Output:* USHORT *Notes:* Definition can be found in the '\_HalfDiv' section under Register Definitions in the Hardware manual.



#### IOCTL\_IP\_PARttIDPR\_SET\_COMMAND

*Function:* Write a value to the DPR interface control registers. *Input:* IP\_PARTTLDPR\_COMMAND *Output:* none *Notes:* Set the type[READ, WRITE], Data, and Address. Driver parses and writes to HW registers to start a Read or Write Cycle. See HW manual for details of using with Multiple Read mode.

#### IOCTL\_IP\_PARttIDPR\_GET\_COMMAND

*Function:* Reads from the Command Registers. *Input:* none *Output:* IP\_PARTTLDPR\_COMMAND *Notes:* 

```
typedef struct _IP_PARTTLDPR_COMMAND
{
    USHORT Data; // 16 bit pattern to write or number of reads
to perform
    ULONG Address; // 19-0 Address for initial Read, Write
    TYPE_SEL Type; // Select Read or Write operation
} IP_PARTTLDPR_COMMAND, * PIP_PARTTLDPR_COMMAND;
```

#### IOCTL\_IP\_PARttIDPR\_READ\_FIFO

*Function:* Reads from the Data Storage FIFO *Input:* none *Output:* USHORT *Notes:* Returns next value from FIFO. Will return with previous value if FIFO is empty when read.

#### IOCTL\_IP\_PARttIDPR\_GET\_CMD\_CNT

*Function:* Reads the current count for the Command FIFO *Input:* none *Output:* USHORT *Notes:* The Command FIFO is 255 x 48. The count represents the number of commands currently stored into the FIFO. If the count is increasing make sure the DprEn is set to enabled in the Base Control register.



#### IOCTL\_IP\_PARttIDPR\_GET\_DATA\_CNT

*Function:* Reads the current count for the Date FIFO *Input:* none *Output:* USHORT *Notes:* The Data FIFO is 1023 x 16. The count represents the number of data stored and not yet read. Data is stored in the order of the Read commands.

#### IOCTL\_IP\_PARttIDPR\_TEST\_SET\_0

*Function:* Write a value to the Test 0 register. *Input:* USHORT *Output:* none

**Notes:** The contents of this register are sent to the IO if the TestIoEn is set in the base control register. If enabled the "Get" command should return the same value as written here. Use without loop-back.

#### IOCTL\_IP\_PARttIDPR\_TEST\_GET\_0

*Function:* Reads from the IO segment 15-0 *Input:* none *Output:* USHORT *Notes:* Can read at any time. If used in conjunc

*Notes:* Can read at any time. If used in conjunction with the SET command – loop-back testing can be performed. If used without the TestloEn set the current bus status is returned.

#### IOCTL\_IP\_PARttIDPR\_TEST\_SET\_1

*Function:* Write a value to the Test 1 register. *Input:* USHORT *Output:* none *Notes:* The contents of this register are sent to

*Notes:* The contents of this register are sent to the IO if the TestIoEn is set in the base control register. If enabled the "Get" command should return the same value as written here. Use without loop-back.

#### IOCTL\_IP\_PARttIDPR\_TEST\_GET\_1

*Function:* Reads from the IO segment 31-16 *Input:* none *Output:* USHORT *Notes:* Can read at any time. If used in conjunction with the SET command – loop-back testing can be performed. If used without the TestloEn set the current bus status is returned.



#### IOCTL\_IP\_PARttIDPR\_TEST\_SET\_2

*Function:* Write a value to the Test 2 register. *Input:* USHORT *Output:* none

*Notes:* The contents of this register are sent to the IO if the TestIoEn is set in the base control register. If enabled the "Get" command should return the same value as written here. Use without loop-back.

#### IOCTL\_IP\_PARttIDPR\_TEST\_GET\_2

*Function:* Reads from the IO segment 39-32 *Input:* none *Output:* USHORT

**Notes:** Can read at any time. If used in conjunction with the SET command – loop-back testing can be performed. If used without the TestloEn set the current bus status is returned.



## Warranty and Repair

Please refer to the warranty page on our website for the current warranty offered and options.

https://www.dyneng.com/warranty.html

## **Service Policy**

The driver has gone through extensive testing, and while not infallible, problems experienced will likely be "cockpit error" rather than an error with the driver. We will work with you to determine the cause of the issue. If the effort is more than a quick conversation, we will offer a support contract. We can write updates to the driver to add features, create middleware etc.

#### Support

The software described in this manual is provided at no cost to clients who have purchased the corresponding hardware. Minimal support is included along with the documentation. For help with integration into your project please contact <u>sales@dyneng.com</u> for a support contract. Several options are available. With a contract in place Dynamic Engineers can help with system debugging, special software development, or whatever you need to get going.

#### For Service Contact:

Customer Service Department Dynamic Engineering 150 DuBois Street, Suite B/C Santa Cruz, CA 95060 831-457-8891 <u>support@dyneng.com</u>

All information provided is Copyright Dynamic Engineering

