DYNAMIC ENGINEERING

150 DuBois, Suite C
Santa Cruz, CA 95060
(831) 457-8891
https://www.dyneng.com
sales@dyneng.com
Est. 1988



PMC-BiSerial-VI-UART

Windows 10 WDF Driver Documentation

Developed with Windows Driver Foundation (WDF) Kernel-Mode Driver Framework (KMDF) Ver1.19

Revision 01p2 10/1/21 Corresponding Hardware: Revision 02+ PMC 10-2015-0601 FLASH 0210

PMC-BiSerial-VI-UART WDF Device Drivers

Dynamic Engineering 150 DuBois, Suite C Santa Cruz, CA 95060 (831) 457-8891

©2021 by Dynamic Engineering.

Trademarks and registered trademarks are owned by their respective manufactures.

This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

This product has been designed to operate with PMC carriers and compatible user-provided equipment. Connection of incompatible hardware is likely to cause serious damage.



Table of Contents

INTRODUCTION	4
DRIVER INSTALLATION	4
DRIVER SOFTWARE DESCRIPTION	ERROR! BOOKMARK NOT DEFINED
Modes of Operation Unpacked Packed Packet Alternate Packet Test	Error! Bookmark not defined
IO Controls DE_GET_BD_INFO DE_PLL DE_CONFIG_PT DE_GET_STATS DE_REG DE_SEND_BREAK DE_FIFO_READ DE_FIFO_WRITE DE_FORCE_INT	Error! Bookmark not defined
Open	Error! Bookmark not defined
Close	Error! Bookmark not defined
Read and Write	Error! Bookmark not defined
USER SOFTWARE DESCRIPTION	ERROR! BOOKMARK NOT DEFINED
WARRANTY AND REPAIR	21
Service Policy Support	2 1
For Service Contact:	21



Introduction

PmcBis6Uart is an 8 UART port PMC compatible interface card. This driver was developed with the Windows Driver Foundation version 1.9 (WDF) from Microsoft, specifically the Kernel-Mode Driver Framework (KMDF).

The UART functionality is implemented in a Xilinx FPGA. It implements a PCI interface, FIFO's and protocol control/status for 8 channels. Each channel has separate 255 x 32 bit receive data and transmit data FIFO's.

When the PmcBis6Uart board is recognized by the PCI bus configuration utility it will load the PmcBis6Uart driver which will create a device object for the board, initialize the hardware, and create child devices for the 8 I/O channels.

Software Description

The PmcBis6Uart driver supports simultaneous operation of all ports independently. The driver and HW support both a packed and non-packed mode of operation. Non-packed mode functions as a virtual 8-bit port simulating the standard UART mode of operation. Specifically, each access to the read/write port transfers 1 byte of data.

Packed mode supports 4 bytes of data per access. This mode can be controlled via the IOCTL_UART_SET_CHANNEL_CONFIG. Tx access and Rx access can be set independently of one another.

Driver Installation

There are several files provided in each driver package. These files include UartBasePublic.h, pmcbis6uart_base.inf, pmcbis6uart_base.cat, pmcbis6uart_base.sys, UartChanPublic.h, UartChanb.inf, uartchan.cat, UartChan.sys.

UartBasePublic.h and UartChanPublic.h are the C header file that define the Application Program Interface (API) for the PmcBis6Uart drivers. This file is required at compile time by any application that wishes to interface with the drivers, but is not needed for driver installation.



Windows 10 Installation

Copy pmcbis6uart_base.inf, pmcbis6uart_base.cat, pmcbis6uart_base.sys, and to an easy to navigate to directory.

With the PMC-BISERIAL-VI-UART hardware installed, power-on the PCI host computer.

- Open the **Device Manager** from the control panel (or use search to find it).
- Under Other devices there should be an Other PCI Bridge Device*.
- Right-click on the **Other PCI Bridge Device** and select **Update Driver Software**.
- Select Browse my computer for driver software.
- Select **Browse..** and navigate to the folder where you previously moved the files.
- Select the folder and click OK.
- Click Next.
- Select *Close* to close the update window.

The system should now display the UartBase PCI adapter in the Device Manager and it will now display the 8 channel devices as well.

Follow the same steps for the 1st channel device, and the following ones you can tell windows to search for the device automatically (the first time puts the driver in the "windows store" which is why windows can find the driver for subsequent channels).

Driver Startup

Once the driver has been installed it will start automatically when the system recognizes the hardware.

A handle can be opened to a specific board by using the CreateFile() function call and passing in the device name obtained from the system.

The interface to the device is identified using globally unique identifiers (GUID), which are defined in UartBasePublic.h and UartChanPublic.h. See main.c in the PmcBis6UartUserApp project for an example of how to acquire a handle to the device.

Note: In order to build an application you must link with setupapi.lib.



IO Controls

The drivers use IO Control calls (IOCTLs) to configure the device. IOCTLs refer to a single Device Object, which controls a single board or I/O channel. IOCTLs are called using the Win32 function DeviceloControl(), and passing in the handle to the device opened with CreateFile() (see above). IOCTLs generally have input parameters, output parameters, or both. Often a custom structure is used.

```
BOOL DeviceIoControl(
HANDLE hDevice, // Handle opened with CreateFile()
DWORD dwIoControlCode, // Control code defined in API header

file

LPVOID lpInBuffer, // Pointer to input parameter
DWORD nInBufferSize, // Size of input parameter
LPVOID lpOutBuffer, // Pointer to output parameter
DWORD nOutBufferSize, // Size of output parameter
LPDWORD lpBytesReturned, // Pointer to return length parameter
LPOVERLAPPED lpOverlapped, // Optional pointer to overlapped

structure
); // used for asynchronous I/O
```

The IOCTLs defined for the PMC BISERIAL 6 UART driver are described below:

IOCTL_UART_BASE_GET_INFO

Function: Returns the device driver version, design version, design type, user switch value, device instance number and PLL device ID.

Input: None

Output: PUART_BASE_DRIVER_DEVICE_INFO structure

Notes: The switch value is the configuration of the 8-bit onboard dipswitch that has been selected by the user (see the board silk screen for bit position and polarity). Instance number is the zero-based device number. See the definition of UART_BASE_DRIVER_DEVICE_INFO below. Bit definitions can be found in the 'BASE GP' section under Register Definitions in the Hardware manual.



```
} UART_BASE_DRIVER_DEVICE_INFO,
*PUART_BASE_DRIVER_DEVICE_INFO;
```



IOCTL UART BASE GET STATUS

Function: Returns Interrupt Base Status Register.

Input: None
Output: ULONG

Notes: Provides the interrupt status of each of the 8 channels. Bit definitions can be found in 'BASE INT' section under Register Definitions in the Hardware manual.

IOCTL UART BASE LOAD PLL

Function: Loads the internal registers of the PLL. *Input:* UART_BASE_PLL_DATA structure

Output: None

Notes: After the PLL has been configured, the register array data is analysed to determine the programmed frequencies, and the IO clock A-D initial divisor fields in the base

control register are automatically updated.

IOCTL_UART_BASE_READ_PLL

Function: Returns the contents of the PLL's internal registers

Input: None

Output: UART_BASE_PLL_DATA structure

Notes: The register data is output in the UART_BASE_PLL_DATA structure In an array

of 40 bytes

IOCTL UART CHAN GET INFO

Function: Returns the device driver version and instance number.

Input: None

Output: UART CHAN DRIVER DEVICE INFO structure

Notes: Instance number is the zero-based device number. See the definition of

UART CHAN DRIVER DEVICE INFO below.



IOCTL_UART_CHAN_SET_CONT

Function: Specifies the base control configuration.

Input: UART_CHAN_CONT structure

Output: None

Notes: All bits are active high and are reset on system power up or reset. See the

definition of UART_CHAN_CONT below. Bit definitions can be found in the

'UART CHAN CONT' section under Register Definitions in the Hardware manual.

```
typedef struct UART CHAN CONT {
               lb enable;
  BOOLEAN
  BOOLEAN
              tx enable;
  BOOLEAN
              rx enable;
  BOOLEAN
              rx err int en;
              tx fifo amt int en;
  BOOLEAN
  BOOLEAN
              rx fifo afl int en;
             rx_ovrflow_int_en;
rx_pkt_lvl_int_en;
  BOOLEAN
  BOOLEAN
  BOOLEAN
              tx break;
  BOOLEAN
              tx par en;
  BOOLEAN
             tx par odd;
  BOOLEAN
              tx stop 2;
  BOOLEAN
              tx len 8;
  BOOLEAN
              rx par en;
  BOOLEAN
              rx par odd;
              rx stop 2;
  BOOLEAN
  BOOLEAN
              rx len 8;
              tx par lvl;
  BOOLEAN
  BOOLEAN
              rx par lvl;
  TX RX MODE tx mode;
  TX RX MODE rx mode;
} UART CHAN CONT, *PUART CHAN CONT;
typedef enum TX RX MODE {
  ONE BYTE,
  PACKED,
  PACKETIZED,
  ALT PACK,
  TEST,
              // only valid for tx mode
} TX RX MODE, *PTX RX MODE;
```



IOCTL_UART_CHAN_GET_CONT

Function: Returns the fields set in the previous call.

Input: None

Output: UART_CHAN_CONT structure

Notes: Returns the values set in the previous call. See the definition of

UART_CHAN_CONT above.



IOCTL_UART_CHAN_SET_CONT_B

Function: Specifies the base control configuration.

Input: UART_CHAN_CONT_B structure

Output: None

Notes: All bits are active high and are reset on system power up or reset. See the definition of UART_CHAN_CONT_B below. Bit definitions can be found in the 'UART_CHAN_CONTB' section under Register Definitions in the Hardware

manual.

```
typedef struct _UART_CHAN_CONT_B {
  BOOLEAN
                     brk rise int en;
                     brk fall int en;
  BOOLEAN
                     brk int en;
  BOOLEAN
  BOOLEAN
                     tx pck done int en;
  BOOLEAN
                     dir tx;
  BOOLEAN
                     term rx;
  BOOLEAN
                     term tx;
  BOOLEAN
                     rx pck done int en;
  UCHAR
                     tx pck delay mask;
                     tx timer en;
  BOOLEAN
  BOOLEAN
                     timer int en;
  BOOLEAN
                     tx timer emsk;
  UART TIMER MODE
                     timer mode;
  BOOLEAN
                     dir rts;
  BOOLEAN
                     force rts;
                     inv flow cont;
  BOOLEAN
  BOOLEAN
                     use cts;
  BOOLEAN
                     term rts;
  BOOLEAN
                     term cts;
                     pll input;
  BOOLEAN
} UART CHAN CONT B, *PUART CHAN CONT B;
typedef enum UART TIMER MODE {
  DISABLE BOTH,
  ENABLE TIMER,
  ENABLE TRISTATE,
  ENABLE BOTH
} UART TIMER MODE, *PUART TIMER MODE;
```

IOCTL_UART_CHAN_GET_CONT_B

Function: Returns the fields set in the previous call. **Input:** None



Output: UART_CHAN_CONT_B structure

Notes: Returns the values set in the previous call. See the definition of

UART_CHAN_CONT_B above.



IOCTL_UART_CHAN_GET_STATUS

Function: Returns the value of the channel status register.

Input: None
Output: ULONG

Notes: See Channel status bit definitions below. You can use any of the Masks provided in the UartChanPublic.h file to mask off the desired bits. Bit definitions can be found in the 'UART_CHAN_STAT' section under Register Definitions in the Hardware manual.

```
// Channel Status bit definitions
#define STAT TX FF MT
                                   0 \times 00000001
#define STAT TX FF AMT
                                   0x00000002
#define STAT TX FF FL
                                   0x0000004
#define STAT TX TIMER LAT
                                   0x0000008
#define STAT RX FF MT
                                   0 \times 00000010
#define STAT RX FF AFL
                                   0x00000020
#define STAT RX FF FL
                                   0 \times 00000040
#define STAT RTS STAT
                                   0x0000080
#define STAT TX PAR ERR LAT
                                   0x0000100
#define STAT RX FRM ERR LAT
                                   0x00000200
#define STAT RX OVRFL LAT
                                   0x00000400
#define STAT RX LEN OVRFL LAT
                                   0x00000800
#define STAT WR DMA ERR
                                   0x00001000
#define STAT RD DMA ERR
                                   0x00002000
#define STAT WR DMA INT
                                   0x00004000
                                   0x00008000
#define STAT RD DMA INT
#define STAT RX PCKT FF MT
                                   0x00010000
#define STAT RX PCKT FF FL
                                   0x00020000
#define STAT TX PCKT FF MT
                                   0x00040000
#define STAT TX PCKT FF FL
                                   0x00080000
#define STAT LOC INT
                                   0x00100000
#define STAT INT STAT
                                   0x00200000
#define STAT RX PCKT DONE LAT
                                   0x00400000
#define STAT TX PCKT DONE LAT
                                   0x0080000
#define STAT TX IDLE
                                   0x01000000
#define STAT RX IDLE
                                   0 \times 02000000
#define STAT BURST IN IDLE
                                   0 \times 04000000
#define STAT BURST OUT IDLE
                                   0x0800000
#define STAT BRK STAT LAT
                                   0x10000000
#define STAT BRK STAT
                                   0x2000000
#define STAT TX AMT LAT
                                   0x40000000
#define STAT RX AFL LAT
                                   0x80000000
```



IOCTL UART CHAN CLEAR STATUS

Function: Clears specified latched status bits then returns the value of the channel

status register. Input: ULONG Output: None

Notes: Write to the bit to clear the specific latch to be cleared. Bit definitions can be found in the 'UART CHAN STAT' section under Register Definitions in the Hardware

manual.

IOCTL_UART_CHAN_SET_BAUD_RATE

Function: Write to set TX/RX baud rate. **Input:** UART_CHAN_BAUD_RATE

Output: None

Notes: See the definition of UART_CHAN_BAUD_RATE below. Definition can be found in the 'CHAN_BAUD_RATE' section under Register Definitions in the

Hardware manual.

```
typedef struct _UART_CHAN_BAUD_RATE {
    USHORT    TxBaudRate;
    USHORT    RxBaudRate;
} UART CHAN BAUD RATE, *PUART CHAN BAUD RATE;
```

IOCTL_UART_CHAN_GET_BAUD_RATE

Function: Read to get TX/RX baud rate

Input: None

Output: UART CHAN BAUD RATE

Notes: Returns the values set in the previous call. See the definition of

UART_CHAN_BAUD_RATE above.

IOCTL UART CHAN SET FIFO LEVELS

Function: Sets the transmitter almost empty and receiver almost full levels for

the channel.

Input: UART_CHAN_FIFO_LEVELS structure

Output: None

Notes: Almost empty and Almost full should be set to 0x0010 and 0x00EF

respectively before use of FIFOS. The FIFO counts are compared to these levels

to set the value of the CHAN_STAT_TX_FF_AMT and

CHAN_STAT_RX_FF_AFL status bits and latch the CHAN_STAT_TX_AMT_LT

and CHAN_STAT_RX_AFL_LT latched status bits. See the definition of UART CHAN FIFO LEVELS below. Full definition can be found in the



'CHAN_TXFIFO_LVL' and the 'CHAN_RXFIFO_LVL' sections under Register Definitions in the Hardware manual.

```
typedef struct _UART_CHAN_FIFO_LEVELS {
    USHORT AlmostFull;
    USHORT AlmostEmpty;
} UART_CHAN_FIFO_LEVELS, *PUART_CHAN_FIFO_LEVELS;
```



IOCTL_UART_CHAN_GET_FIFO_LEVELS

Function: Returns the transmitter almost empty and receiver almost full levels for the

channel. *Input:* None

Output: UART_CHAN_FIFO_LEVELS structure

Notes: Returns the values set in the previous call. See the definition of

UART_CHAN_FIFO_LEVELS above.

IOCTL_UART_CHAN_SET_FRAME_TIME

Function: Write to set Frame time

Input: ULONG

Output:

Notes: Programmable count to determine how long to wait without a new character arriving for receiver to declare "end of packet". Full definition can be found under

Register definitions under CHAN FRAME TIME in hardware manual

IOCTL_UART_CHAN_GET_FRAME_TIME

Function: Read to get Frame time

Input: None
Output: ULONG

IOCTL_UART_CHAN_GET_FIFO_COUNTS

Function: Returns the number of data words in the transmit and receive data

and packet-length FIFOs.

Input: None

Output: UART CHAN FIFO COUNTS structure

Notes: The FIFOs are both 256 deep. See the definition of

UART CHAN FIFO COUNTS below. Full definition can be found in the

'CHAN_RX_FIFO_CNT' AND 'CHAN_TX_FIFO_CNT' sections under Register

Definitions in the Hardware manual.

```
typedef struct _UART_CHAN_FIFO_COUNTS {
    USHORT    TxDataCnt;
    USHORT    TxPktCnt;
    USHORT    RxDataCnt;
    USHORT    RxPktCnt;
} UART CHAN FIFO COUNTS, *PUART CHAN FIFO COUNTS;
```



IOCTL_UART_CHAN_RESET_FIFOS

Function: Resets TX and/or RX FIFOs for specified channel.

Input: UART_FIFO_SEL

Output: None

Notes: Call the function with UART_TX, UART_RX, or UART_BOTH to reset the

desired FIFO. See Definition of UART_FIFO_SEL below.

```
typedef enum _UART_FIFO_SEL {
    UART_TX,
    UART_RX,
    UART_BOTH
} UART FIFO SEL, *PUART FIFO SEL;
```

IOCTL_UART_CHAN_REGISTER_EVENT

Function: Registers an event to be signaled when an interrupt occurs.

Input: Handle to the Event object

Output: None

Notes: The caller creates an event with CreateEvent() and supplies the handle returned from that call as the input to this IOCTL. The driver then obtains a system pointer to the event and signals the event when a user interrupt is serviced. The user interrupt service routine waits on this event, allowing it to respond to the interrupt.

IOCTL_UART_CHAN_ENABLE_INTERRUPT

Function: Enables the channel master interrupt.

Input: None *Output:* None

Notes: This command must be run to allow the board to respond to user interrupts. The master interrupt enable is disabled in the driver interrupt service routine when a user interrupt is serviced. Therefore this command must be run after each user interrupt occurs to re-enable it.

IOCTL_UART_CHAN_DISABLE_INTERRUPT

Function: Disables the channel master interrupt.

Input: None *Output:* None

Notes: This call is used when user interrupt processing is no longer desired.



IOCTL_UART_CHAN_FORCE_INTERRUPT

Function: Causes a system interrupt to occur.

Input: None Output: None

Notes: Causes an interrupt to be asserted on the PCI bus as long as the channel master interrupt is enabled. This IOCTL is used for development, to test interrupt

processing.

IOCTL_UART_CHAN_GET_ISR_STATUS

Function: Returns the interrupt status read in the ISR from the last user

interrupt. *Input:* None

Output: Interrupt status value (unsigned long integer)

Notes: Returns the interrupt status that was read in the interrupt service routine of the last interrupt caused by one of the enabled channel interrupts. The new

field is true if the Status has been updated since it was last read.

IOCTL_UART_CHAN_SWW_TX_FIFO

Function: Writes a single longword to TX FIFO.

Input: Data (unsigned long)

Output: None

Notes: Data is the longword to write. Full definition can be found in the

'CHAN UART FIFO' section under Register Definitions in the Hardware manual.

IOCTL_UART_CHAN_SWR_RX_FIFO

Function: Reads a single longword from RX FIFO.

Input: None

Output: Data (unsigned long)

Notes: Read data is the one written in above IOCTL.

IOCTL_UART_CHAN_WRITE_PKT_LEN

Function: Write a received packet-length value from the packet-length FIFO.

Input: PUSHORT Output: None

Notes: Full definition can be found in the 'CHAN PACKET FIFO' section under

Register Definitions in the Hardware manual.



IOCTL_UART_CHAN_READ_PKT_LEN

Function: Reads a received packet-length value from the packet-length FIFO.

Input: None

Output: UART_PACKET_FIFO

Notes: UART_PACKET_FIFO includes parity errors, frame errors, Rx overflow

errors or Rx length overflow errors that occur.

```
typedef struct _UART_PACKET_FIFO {
   USHORT      RX_PKT_FIFO;
   BOOLEAN      ParErr;
   BOOLEAN      FrmErr;
   BOOLEAN      RxDataOvflErr;
   BOOLEAN      RxPckOvflErr;
} UART_PACKET_FIFO, *PUART_PACKET_FIFO;
```

IOCTL_UART_CHAN_SET_TIMER

Function: Write to set Timer register

Input: ULONG

Output:

Notes: Programmable count to define a range used in the TxTimer32 function. Full definition can be found in the Register definitions under CHAN_TX_TIMER_MOD in

hardware manual

IOCTL UART CHAN GET TIMER

Function: Read from Timer register

Input: None
Output: ULONG

Notes: Reads back the value written in the Timer register

IOCTL_UART_CHAN_GET_TIMER_CNT

Function: Read from Timer Count register.

Input: None
Output: ULONG

Notes: Allows user to monitor the current count in the TxTimer32 function



Write

PmcBis6Uart RAM data is written to the device using the write command. Writes are executed using the function WriteFile() and passing in the handle to the device opened with CreateFile(), a pointer to a pre-allocated buffer containing the data to be written, an unsigned long integer that represents the size of that buffer in bytes, a pointer to an unsigned long integer to contain the number of bytes actually written, and a pointer to an optional Overlapped structure for performing asynchronous IO.

Read

PmcBis6Uart RAM data is read from the device using the read command. Reads are executed using the function ReadFile() and passing in the handle to the device opened with CreateFile(), a pointer to a pre-allocated buffer that will contain the data read, an unsigned long integer that represents the size of that buffer in bytes, a pointer to an unsigned long integer to contain the number of bytes actually read, and a pointer to an optional Overlapped structure for performing asynchronous IO.

For PmcBis6Uart write and read are implemented with Kernel level write and read for high performance.



Warranty and Repair

Please refer to the warranty page on our website for the current warranty offered and options.

http://www.dyneng.com/warranty.html

Service Policy

Before returning a product for repair, verify as well as possible that the driver is at fault. The driver has gone through extensive testing, and in most cases it will be "cockpit error" rather than an error with the driver. When you are sure or at least willing to pay to have someone help then call or e-mail and arrange to work with an engineer. We will work with you to determine the cause of the issue.

Support

The software described in this manual is provided at no cost to clients who have purchased the corresponding hardware. Minimal support is included along with the documentation. For help with integration into your project please contact sales@dyneng.com for a support contract. Several options are available. With a contract in place Dynamic Engineers can help with system debugging, special software development, or whatever you need to get going.

For Service Contact:

Customer Service Department Dynamic Engineering 150 DuBois Street, Suite C Santa Cruz, CA 95060 831-457-8891 support@dyneng.com

All information provided is Copyright Dynamic Engineering

