DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, CA 95060 831-457-8891 Fax 831-457-4793 <u>http://www.dyneng.com</u> <u>sales@dyneng.com</u> Est. 1988

# hlnk\_base & hlnk\_chan

## **Linux Driver Documentation**

Revision B Corresponding Hardware: Revision C 10-2009-0103 Corresponding Firmware: Revision B2

#### hlnk\_base & hlnk\_chan

Linux Device Drivers for the ccPMC-HOTLink-Kaon1 PMC Module 2-Channel HOTLink Interface

Dynamic Engineering 150 DuBois St. Suite C Santa Cruz, CA 95060 831-457-8891 831-457-4793 FAX

©2018 by Dynamic Engineering Other trademarks and registered trademarks are owned by their respective manufactures. Manual Revision B. Revised September 6, 2018 This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

Connection of incompatible hardware is likely to cause serious damage.



## Table of Contents

Introduction	4
Note	4
Driver Installation	4
Driver Startup	5
IO Controls	6
IOCTL HLNK BASE GET INFO	6
IOCTL HLNK BASE LOAD PLL DATA	6
	6
IOCTL HLNK BASE GET STATUS	7
IOCTL HLNK CHAN GET INFO	8
	8
	9
IOCTL HLNK CHAN GET STATUS	9
IOCTL HLNK CHAN SET FIFO LEVELS	10
IOCTL HLNK CHAN GET FIFO LEVELS	10
IOCTL HLNK CHAN GET FIFO COUNTS	10
IOCTL HLNK CHAN RESET FIFOS	10
IOCTL HLNK CHAN WRITE FIFO	11
IOCTL HLNK CHAN READ FIFO	.11
IOCTL HLNK CHAN WRITE RAM	11
	11
IOCTL HLNK CHAN GET MSG COUNTS	11
IOCTL HLNK CHAN SET TTL CONFIG	12
IOCTL HLNK CHAN GET TTL CONFIG	12
IOCTL_HLNK_CHAN_GET_TTL_STATUS	12
IOCTL_HLNK_CHAN_GET_TTL_FIFO_COUNTS	13
IOCTL HLNK CHAN RESET TTL FIFOS	13
IOCTL_HLNK_CHAN_WRITE_TTL_FIFO	13
IOCTL_HLNK_CHAN_READ_TTL_FIFO	13
IOCTL_HLNK_CHAN_WAIT_ON_INTERRUPT	14
IOCTL_HLNK_CHAN_ENABLE_INTERRUPT	14
IOCTL_HLNK_CHAN_DISABLE_INTERRUPT	14
IOCTL_HLNK_CHAN_FORCE_INTERRUPT	14
IOCTL_HLNK_CHAN_GET_ISR_STATUS	15
IOCTL_HLNK_CHAN_READ_DMA_COUNTS	15
Write	16
Read	16
Warranty and Repair	17
Service Policy	17
Out of Warranty Repairs	17
For Service Contact:	17



## Introduction

The hlnk\_base and hlnk\_chan drivers are Linux device drivers for the ccPMC-HOTLink-Kaon1 from Dynamic Engineering. The HOTLink board has a Spartan6-100 Xilinx FPGA to implement the PCI interface, FIFOs and protocol control and status for two HOTLink channels. There is also a programmable PLL with three clock outputs, one for the HOTLink reference frequency (16.777216 MHz), one for the TTL 4x reference frequency (27.52512 MHz) and the last for sampling the input TTL signal, which is 5x the oscillator frequency (147.456 MHz). Each channel has a 32k x 32-bit receive FIFO and a 32k x 32-bit transmit FIFO for the HOTLink interface and two 4k x 32-bit FIFOs for the input and output TTL interface lines.

When the hlnk\_base module is loaded, it interfaces with the PCI bus sub-system to acquire the memory and interrupt resources for each HOTLink board installed. An hlnk\_bus is created for each device and two channel devices are allocated. The interrupt is assigned and the address space partitioned for the two channel devices. When the hlnk\_chan driver is installed, it probes the hlnk bus and finds and initializes the two channel devices for each board. It allocates read and write list memory to hold the DMA page descriptors that are used by the hardware to perform bus-master scatter-gather DMA.

## Note

This documentation will provide information about all calls made to the drivers, and how the drivers interact with the device for each of these calls. For more detailed information on the hardware implementation, refer to the HOTLink user manual (also referred to as the hardware manual). The HOTLink base and channel drivers were developed on Linux kernel version 4.9.0-6. If you are using a different version, some modification of the source code might be required.

## **Driver Installation**

The source files and Makefiles for the drivers and test application are supplied in the driver archive file PmcHOTLinkKaon\_9\_6\_18.zip. Extract and copy the directory structure to the computer where the driver is to be built. From the top-level directory type "make" to build the object files then type "make install" to copy the files to the target location (must be root for this to succeed)

(/lib/modules/\$(VERSION)/kernel/drivers/char/hlnk for the driver and /usr/local/bin/ for the test app). After installation, you can type "make clean" to remove object files and executables.

A load\_hlnk script is provided that will load the base driver, parse the /proc/devices file for the device's major number, count the number of entries in the /sys/bus/hlnk/devices/ directory to determine the number of boards installed, create the required number of /dev/hlnk\_base\_**x** (where **x** is the zero based board number) device nodes, load the channel driver, find that major number and create the required number of /dev/hlnk\_chan\_**y** device nodes as well.



The Application Program Interface (API) for the drivers and relevant structures and bit defines for the control/status registers on the ccPMC-HOTLink-Kaon1 are defined in the C header files hlnk\_base\_api.h and hlnk\_chan\_api.h. The user\_app source code will provide examples of how to use the driver calls to control the hardware.

## **Driver Startup**

Install the hardware and boot the computer. After the drivers have been installed run the load\_hlnk script to start the drivers and create the device interface nodes.

Handles can be opened to a specific board by using the open() function call and passing in the appropriate device names.

Below is example code for opening handles for device dev num.

```
#typedef HANDLE
#define INPUT SIZE 80
HANDLE hhlnk_base;
HANDLE hhlnk_chan[HLNK_BASE_NUM_CHANNELS];
char Name[INPUT_SIZE];
int i;
int dev_num;
int chan_num;
do {
  printf("\nEnter target board number (starting with zero): \n");
  restore term();
  scanf("%d", &dev num);
   init term();
   if (dev_num < 0 || dev_num > NUM_HLNK_DEVICES) {
      printf("\nTarget board number %d out of range!\n", dev num);
   }
} while (dev num < 0 || dev num > NUM HLNK DEVICES);
sprintf(Name, "/dev/hlnk base %d", dev num);
hhlnk base = open(Name , O RDWR);
if (hhlnk base < 2) {</pre>
   printf("\n%sFAILED to open!\n", Name);
  restore term();
  return 1;
}
chan num = dev num * HLNK BASE NUM CHANNELS
for (i = 0; i < HLNK BASE NUM CHANNELS; i++) {</pre>
   sprintf(Name, "/dev/hlnk_chan_%d", chan_num + i);
   hhlnk_chan[i] = open(Name , O_RDWR);
   if (hhlnk_chan[i] < 2) {
     printf("\n%sFAILED to open!\n", Name);
      restore term();
      return 1;
   }
}
menu();
```



## **IO Controls**

The driver uses ioctl() calls to configure the device and obtain status. The parameters passed to the ioctl() function include the handle obtained from the open() call, an integer command number defined in the API header files and an optional parameter used to pass data in and/or out of the device. The ioctl commands defined for the PMC-HOTLink are listed below.

#### The ioctl() calls defined for the hlnk\_base driver are described below:

#### IOCTL\_HLNK\_BASE\_GET\_INFO

*Function:* Returns the Driver revision, Design ID, Design revision, Switch value, Instance number, and PLL device ID.

Input: None

Output: HLNK\_BASE\_DRIVER\_DEVICE\_INFO structure

**Notes:** Switch value is the configuration of the on-board dip-switch that has been set by the user (see the board silk screen for bit position and polarity). The PLL device ID is the device address of the PLL device. This value, which is set at the factory, is usually 0x69 but may alternatively be 0x6A. See below for the definition of HLNK\_BASE\_DRIVER\_DEVICE\_INFO.

typedef struct \_HLNK\_BASE\_DRIVER\_DEVICE\_INFO {
 unsigned char DriverRev;
 unsigned char DesignId;
 unsigned char DesignRev;
 unsigned char MinorRev;
 unsigned char SwitchValue;
 unsigned char PllDeviceId;
 unsigned int InstanceNum;
} HLNK\_BASE\_DRIVER\_DEVICE\_INFO, \*PHLNK\_BASE\_DRIVER\_DEVICE\_INFO;

## IOCTL\_HLNK\_BASE\_LOAD\_PLL\_DATA

*Function:* Loads the internal registers of the PLL. *Input:* HLNK\_BASE\_PLL\_DATA structure *Output:* None

**Notes:** The PLL internal register data is loaded into the HLNK\_BASE\_PLL\_DATA structure in an array of 40 bytes. Appropriate values for this array can be derived from .jed files created by the CyberClock utility from Cypress Semiconductor.

typedef struct \_HLNK\_BASE\_PLL\_DATA {
 unsigned char Data[PLL\_MESSAGE\_SIZE];
} HLNK\_BASE\_PLL\_DATA, \*PHLNK\_BASE\_PLL\_DATA;

#### IOCTL\_HLNK\_BASE\_READ\_PLL\_DATA

*Function:* Returns the contents of the PLL's internal registers *Input:* None *Output:* HLNK\_BASE\_PLL\_DATA structure *Notes:* The register data is output in the HLNK\_BASE\_PLL\_DATA structure in an array of 40 bytes.



#### IOCTL\_HLNK\_BASE\_GET\_STATUS

*Function:* Returns the value of the status register and clears any latched bits *Input:* None

*Output:* Status register value (unsigned int) *Notes:* Returns the real-time values of the status bits and clears the bits in BASE\_STAT\_PLL\_LATCH\_MASK if they are set.

/* Statı	us bit definitions */	
#define	BASE STAT INTO ACTV	0x0000001
#define	BASE STAT INT1 ACTV	0x0000002
#define	BASE STAT PLLREF LCKD	0x0000040
#define	BASE STAT HLCLK LCKD	0x0000080
#define	BASE STAT PLL TX FF MT	0x0000100
#define	BASE STAT PLL TX FF FL	0x0000200
#define	BASE STAT PLL TX FF VLD	0x0000400
#define	BASE_STAT_PLL_RX_FF_MT	0x0001000
#define	BASE_STAT_PLL_RX_FF_FL	0x0002000
#define	BASE_STAT_PLL_RX_FF_VLD	0x00004000
#define	BASE STAT PLL RDY	0x00010000
#define	BASE_STAT_PLL_DONE	0x00020000
#define	BASE_STAT_PLL_ERROR	0x00040000
#define	BASE_STAT_CORE_REV_MASK	0x0FF00000
#define	BASE_STAT_PLL_FIFO_MASK	(BASE_STAT_PLL_TX_FF_MT   BASE_STAT_PLL_TX_FF_FL   BASE_STAT_PLL_TX_FF_VLD  \
		BASE_STAT_PLL_RX_FF_MT   BASE_STAT_PLL_RX_FF_FL   BASE_STAT_PLL_RX_FF_VLD)
#define	BASE_STAT_PLL_LATCH_MASK	(BASE_STAT_PLL_DONE   BASE_STAT_PLL_ERROR)
#define	BASE_STAT_MASK	(BASE_STAT_INT0_ACTV   BASE_STAT_HLCLK_LCKD   BASE_STAT_PLL_FIF0_MASK  \
		BASE_STAT_INT1_ACTV   BASE_STAT_PLLREF_LCKD   BASE_STAT_PLL_LATCH_MASK  \
		BASE STAT PLL RDY   BASE STAT CORE REV MASK)



#### The ioctl() calls defined for the hlnk\_chan driver are described below:

#### IOCTL\_HLNK\_CHAN\_GET\_INFO

*Function:* Returns the channel number driver revision as well as the board instance number, design ID, design revision and minor revision passed in from the base driver. *Input:* None

**Output:** HLNK\_CHAN\_DRIVER\_DEVICE\_INFO structure **Notes:** See the definition of HLNK\_CHAN\_DRIVER\_DEVICE\_INFO below.

```
/* Driver/Device information */
typedef struct _HLNK_CHAN_DRIVER_DEVICE_INFO {
    unsigned char DriverRev; // Channel driver revision
    unsigned int InstanceNum; // Board instance number from base driver
    unsigned char Channel; // Channel number
    unsigned char DesignId; // From base driver
    unsigned char MinorRev; // From base driver
} HLNK CHAN DRIVER DEVICE INFO, *PHLNK CHAN DRIVER DEVICE INFO;
```

#### IOCTL\_HLNK\_CHAN\_SET\_CONFIG

*Function:* Writes the channel configuration parameters. *Input:* HLNK\_CHAN\_CONFIG structure *Output:* None

Notes: See below for the definitions of the structures used in this call.

```
/* Channel Interrupt Enables */
typedef struct HLNK CHAN INTS {
       BOOLEAN TxAmtInt; // Transmit FIFO almost empty interrupt
      BOOLEAN RxAflInt; // Receive FIFO almost full interrupt
BOOLEAN RxOvflInt; // Receive FIFO overflow interrupt
} HLNK CHAN INTS, *PHLNK CHAN INTS;
  /* Channel DMA priority */
typedef enum _HLNK_DMA_PRMPT {
       HLNK_NONE, // No priority
      HLNK_READ, // Read DMA has priority
      HLNK_WRITE, // Write DMA has priority
      HLNK RDWR // Read and Write DMA have priority
} HLNK DMA PRMPT, *PHLNK_DMA_PRMPT;
  /* Channel Configuration */
typedef struct _HLNK_CHAN_CONFIG {
     pedef struct _HLNK_CHAN_CONFIG {
  BOOLEAN TxEnable; // Enable HOTLink transmitter
  BOOLEAN RxEnable; // Enable HOTLink receiver
  BOOLEAN FifoTestEn; // Enables auto tx->rx FIFO transfer
  BOOLEAN IoTestEn; // Enables tx->rx I/O data transfer
  BOOLEAN TxOutEn; // Enable transmitter output
  BOOLEAN TxEitEn; // Built-in-test enable (sends test pattern)
  BOOLEAN TxLdEn; // Enables loading of test data
  BOOLEAN TxSndFrm; // Forces sending a data-frame without trigger
  BOOLEAN TxICmndEn; // Selects rx input '1'=External, '0'=Local Tx
  BOOLEAN RxEitEn; // Built-in-test enable (verifies test pattern)
  BOOLEAN RxEframe; // Manually initiate receiver data reframe
  BOOLEAN ForceRfrm; // Force reframe signal high
  HLNK_CHAN_INTS IntConfig; // Interrupt condition enables
  HLNK DMA PRMPT DmaPriority;// DMA preemption control

      HLNK_DMA_PRMPT DmaPriority;// DMA preemption control
} HLNK CHAN CONFIG, *PHLNK_CHAN_CONFIG;
```



#### IOCTL\_HLNK\_CHAN\_GET\_CONFIG

*Function:* Returns the channel's control configuration. *Input:* None *Output:* HLNK\_CHAN\_CONFIG structure *Notes:* Returns the parameter values written in the previous call.

#### IOCTL\_HLNK\_CHAN\_GET\_STATUS

*Function:* Returns the channel's status bit values and clears the latched bits. *Input:* None *Output:* Value of channel status register (unsigned integer) *Notes:* The bits in CHAN\_STAT\_LATCH\_MASK will be cleared if they are set when the status is read.

/ Status Sit actimitations //	
#define CHAN STAT TX FF MT 0x0000001	
#define CHAN STAT TX FF AMT 0x0000002	
#define CHAN STAT TX FF FL 0x00000004	
#define CHAN STAT TX FF VLD 0x0000008	
#define CHAN STAT RX FF MT 0x0000010	
#define CHAN STAT RX FF AFL 0x0000020	
#define CHAN STAT RX FF FL 0x00000040	
#define CHAN STAT RX FF VLD 0x0000080	
#define CHAN STAT TX AMT INT 0x0000100	
#define CHAN STAT RX AFL INT 0x0000200	
#define CHAN STAT RX OVFL 0x0000400	
#define CHAN STAT RX SYM ERR 0x0000800	
#define CHAN STAT WR DMA INT 0x00001000	
#define CHAN STAT RD DMA INT 0x00002000	
#define CHAN STAT WR DMA ERR 0x00004000	
#define CHAN STAT RD DMA ERR 0x00008000	
#define CHAN STAT WR DMA RDY 0x00010000	
#define CHAN_STAT_RD_DMA_RDY 0x00020000	
#define CHAN_STAT_RX_DATA_RDY 0x00040000	
#define CHAN_STAT_TX_DATA_READ 0x00080000	
#define CHAN_STAT_TX_UNDRN_ERR 0x00100000	
#define CHAN_STAT_TX_COUNT_ERR 0x00200000	
#define CHAN_STAT_RX_FRAME_ERR 0x00400000	
#define CHAN_STAT_RX_COUNT_ERR 0x00800000	
#define CHAN_STAT_TX_FRAME_DN 0x01000000	
#define CHAN_STAT_RX_FRAME_DN 0x02000000	
#define CHAN_STAT_RX_ACTIVE 0x04000000	
#define CHAN_STAT_RX_SYNCHED 0x08000000	
#define CHAN_STAT_RX_UDEF_CHAR 0x10000000	
#define CHAN_STAT_RX_DISP_ERR 0x20000000	
#define CHAN_STAT_LOC_INT 0x40000000	
#define CHAN_STAT_INT_ACTIVE 0x8000000	
#define CHAN_STAT_FIFO_MASK (CHAN_STAT_TX_FF_MT   CHAN_STAT_TX_FF_FL   CHAN_STAT_TX_FF_AMT   )	
CHAN_STAT_TX_FF_VLD   CHAN_STAT_RX_FF_MT   CHAN_STAT_RX_FF_AFL  \	
CHAN_STAT_RX_FF_VLD   CHAN_STAT_RX_FF_FL)	
#deline chan_stat_latch_mask (chan_stat_k) dma_ekk   chan_stat_tx_frame_dn   chan_stat_tx_dndkn	SKK  \
CHAN STAT WE DWA EKR   CHAN STAT KA FRAME DN   CHAN STAT IA COUNT I	SKK  \
CHAN STAT KA SIM EKK   CHAN STAT KA DATA KDI   CHAN STAT KA FRAME	SKK  \
CHAN_STAT_KA_REL_INT   CHAN_STAT_KA_DATA_KAAD   CHAN_STAT_KA_COUNT	1/ AN
CHAN_STAT_TA_TAT_TAT_TAT_C CHAN_STAT_KA_DDBF_CHAR   CHAN_STAT_KA_DTSF_ST	
CHAN_STAT_FA_OVED	
	\ \
"dorring chum crime inter and chum crime c	
CHAN STAT RD DMA INT I CHAN STAT RD DMA RDY I CHAN STAT FIFO MASK I	\
CHAN_STAT_RD_DMA_INT   CHAN_STAT_RD_DMA_RDY   CHAN_STAT_FIFO_MASK   CHAN_STAT_RX_SYNCHED   CHAN_STAT_LATCH_MASK   CHAN_STAT_RX_ACTIVE	\ \



#### IOCTL\_HLNK\_CHAN\_SET\_FIFO\_LEVELS

*Function:* Sets the transmitter almost empty and receiver almost full levels for the channel. *Input:* HLNK\_CHAN\_FIFO\_LEVELS structure

Output: None

**Notes:** These values are initialized to the default values ½ transmit FIFO size and ½ receive FIFO size respectively when the driver initializes. The FIFO counts are compared to these levels to determine the value of the CHAN\_STAT\_TX\_FF\_AMT and CHAN\_STAT\_RX\_FF\_AFL status bits. Also, if read and/or write DMA priority is selected, these levels are used to determine at what point DMA preemption for an input or output DMA channel will take effect.

```
/* FIFO programmable TX almost empty RX almost full levels */
typedef struct _HLNK_CHAN_FIFO_LEVELS {
    unsigned int AlmostFull;
    unsigned int AlmostEmpty;
} HLNK CHAN FIFO LEVELS, *PHLNK CHAN FIFO LEVELS;
```

## IOCTL\_HLNK\_CHAN\_GET\_FIFO\_LEVELS

*Function:* Returns the transmitter almost empty and receiver almost full levels for the channel. *Input:* None

*Output:* HLNK\_CHAN\_FIFO\_LEVELS structure *Notes:* Returns the values set in the previous call.

#### IOCTL\_HLNK\_CHAN\_GET\_FIFO\_COUNTS

*Function:* Returns the number of data words in the transmitter and receiver FIFOs. *Input:* None

Output: HLNK\_CHAN\_FIFO\_COUNTS structure

*Notes:* There is one pipe-line latch for the transmit FIFO data and four for the receive FIFO data. These are counted in the FIFO counts. That means the transmit count can be a maximum of 32,769 32-bit words and the receive count can be a maximum of 32,772 32-bit words.

/\* FIFO word counts \*/
typedef struct \_HLNK\_CHAN\_FIFO\_COUNTS {
 unsigned int TxCount;
 unsigned int RxCount;
} HLNK\_CHAN\_FIFO\_COUNTS, \*PHLNK\_CHAN\_FIFO\_COUNTS;

## IOCTL\_HLNK\_CHAN\_RESET\_FIFOS

Function: Resets one or both or the channel's HOTLink FIFOs.

Input: HLNK\_CHAN\_FIFO\_SEL enumeration type

```
Output: None
```

*Notes:* Resets the transmitter or receiver FIFO or both depending on the input parameter selection. See the definition of HLNK\_CHAN\_FIFO\_SEL below.

```
/* FIFO select (used by FIFO reset) */
typedef enum _HLNK_CHAN_FIFO_SEL {
    HLNK_TX,
    HLNK_RX,
    HLNK_BOTH
} HLNK CHAN_FIFO_SEL, *PHLNK_CHAN_FIFO_SEL;
```



#### IOCTL\_HLNK\_CHAN\_WRITE\_FIFO

*Function:* Writes a 32-bit data-word to the transmit FIFO. *Input:* FIFO word (unsigned integer) *Output:* None *Notes:* Used to make single-word accesses to the transmit FIFO instead of using DMA.

#### IOCTL\_HLNK\_CHAN\_READ\_FIFO

*Function:* Returns a 32-bit data word from the receive FIFO. *Input:* None *Output:* FIFO word (unsigned integer) *Notes:* Used to make single-word accesses from the receive FIFO instead of using DMA.

#### IOCTL\_HLNK\_CHAN\_WRITE\_RAM

*Function:* Writes a 32-bit data-word to the format RAM. *Input:* HLNK\_CHAN\_MEM\_WORD\_WRITE structure *Output:* None *Notes:* Used to write data-frame format information to the format RAM.

typedef struct \_HLNK\_CHAN\_MEM\_WORD\_WRITE {
 unsigned int Address;
 unsigned int Data;
} HLNK\_CHAN\_MEM\_WORD\_WRITE, \*PHLNK\_CHAN\_MEM\_WORD\_WRITE;

#### IOCTL\_HLNK\_CHAN\_READ\_RAM

*Function:* Reads a 32-bit frame format word from the format RAM.

Input: RAM word address (unsigned integer)

Output: RAM format word (unsigned integer)

*Notes:* A union is used to contain the input and output parameters. Used to read format information from the specified address in the format RAM.

typedef union \_HLNK\_CHAN\_MEM\_WORD\_READ {
 unsigned int address;
 unsigned int data;
} HLNK CHAN MEM WORD READ, \*PHLNK CHAN MEM WORD READ;

#### IOCTL\_HLNK\_CHAN\_GET\_MSG\_COUNTS

*Function:* Reads and returns the byte counts from the last message sent/received. *Input:* None *Output:* HLNK\_CHAN\_MSG\_COUNTS *Notes:* See the definition of HLNK\_CHAN\_MSG\_COUNTS below.

typedef struct \_HLNK\_CHAN\_MSG\_COUNTS {
 unsigned int TxMsgCount;
 unsigned int RxMsgCount;
} HLNK\_CHAN\_MSG\_COUNTS, \*PHLNK\_CHAN\_MSG\_COUNTS;



#### IOCTL\_HLNK\_CHAN\_SET\_TTL\_CONFIG

*Function:* Writes the channel TTL configuration parameters. *Input:* HLNK\_CHAN\_TTL\_CONFIG structure *Output:* None *Notes:* See the definition of HLNK\_CHAN\_TTL\_CONFIG below.

typedef struct \_HLNK\_CHAN\_TTL\_CONFIG {
 BOOLEAN RxTtlEn; // Receive TTL data
 BOOLEAN TxTtlEn; // Load and send TTL data
 BOOLEAN TtlFifoTestEn; // Enables auto tx->rx FIFO transfer
 BOOLEAN TtlRxDnIntEn; // Enables RX done interrupt
} HLNK\_CHAN\_TTL\_CONFIG; \*PHLNK\_CHAN\_TTL\_CONFIG;

#### IOCTL\_HLNK\_CHAN\_GET\_TTL\_CONFIG

*Function:* Returns the channel's TTL control configuration. *Input:* None *Output:* HLNK\_CHAN\_TTL\_CONFIG structure *Notes:* Returns the values set in the previous call. See the definition of HLNK\_CHAN\_TTL\_CONFIG above.

#### IOCTL\_HLNK\_CHAN\_GET\_TTL\_STATUS

*Function:* Returns the channel's TTL status register value. *Input:* None *Output:* Value of channel TTL status register (unsigned integer) *Notes:* The bits in CHAN\_TTL\_STAT\_LAT\_MASK will be cleared, if they were set when this call was made.

#define	CHAN TTL STAT TX FF MT	0x0000001
#define	CHAN TTL STAT TX FF AMT	0x0000002
#define	CHAN TTL STAT TX FF FL	0x0000004
#define	CHAN TTL STAT TX FF VLD	0x0000008
#define	CHAN TTL STAT RX FF MT	0x0000010
#define	CHAN TTL STAT RX FF AFL	0x0000020
#define	CHAN TTL STAT RX FF FL	0x0000040
#define	CHAN TTL STAT RX FF VLD	0x0000080
#define	CHAN TTL STAT RX BIT ERR	0x0000100
#define	CHAN TTL STAT RX FF OVFL	0x0000200
#define	CHAN TTL STAT RX DONE	0x0000400
#define	CHAN TTL STAT RX TRIG ERR	0x0000800
#define	CHAN_TTL_STAT_TX_FF_MASK	(CHAN_TTL_STAT_TX_FF_FL   CHAN_TTL_STAT_TX_FF_VLD   CHAN_TTL_STAT_TX_FF_MT  \ CHAN_TTL_STAT_TX_FF_AMT)
#define	CHAN_TTL_STAT_RX_FF_MASK	(CHAN_TTL_STAT_RX_FF_FL   CHAN_TTL_STAT_RX_FF_VLD   CHAN_TTL_STAT_RX_FF_MT  \ CHAN_TTL_STAT_RX_FF_AFL)
#define	CHAN_TTL_STAT_FF_MASK	(CHAN_TTL_STAT_TX_FF_MASK   CHAN_TTL_STAT_RX_FF_MASK)
#define	CHAN_TTL_STAT_LAT_MASK	(CHAN_TTL_STAT_RX_BIT_ERR   CHAN_TTL_STAT_RX_DONE  \ CHAN_TTL_STAT_RX_FF_OVFL   CHAN_TTL_STAT_RX_TRIG_ERR)
#define	CHAN_TTL_STAT_MASK	(CHAN_TTL_STAT_FF_MASK   CHAN_TTL_STAT_LAT_MASK)



#### IOCTL\_HLNK\_CHAN\_GET\_TTL\_FIFO\_COUNTS

*Function:* Returns the number of data words in the transmitter and receiver TTL FIFOs. *Input:* None

**Output:** HLNK\_CHAN\_FIFO\_COUNTS structure

**Notes:** There is one pipe-line latch for the transmitter and receiver FIFO. These are counted in the FIFO counts. That means the transmitter and receiver count can be a maximum of 4097 32-bit words.

/\* FIFO word counts \*/
typedef struct \_HLNK\_CHAN\_FIFO\_COUNTS {
 unsigned int TxCount;
 unsigned int RxCount;
} HLNK CHAN FIFO COUNTS, \*PHLNK CHAN FIFO COUNTS;

## IOCTL\_HLNK\_CHAN\_RESET\_TTL\_FIFOS

*Function:* Resets one or both TTL FIFOs for the channel. *Input:* HLNK\_CHAN\_FIFO\_SEL enumeration type *Output:* None *Notes:* Resets the transmitter or receiver TTL FIFO or both depending on the input parameter selection.

/\* FIFO select (used by FIFO reset) \*/
typedef enum \_HLNK\_CHAN\_FIFO\_SEL {
 HLNK\_TX,
 HLNK\_RX,
 HLNK\_BOTH
} HLNK CHAN FIFO SEL, \*PHLNK CHAN FIFO SEL;

## IOCTL\_HLNK\_CHAN\_WRITE\_TTL\_FIFO

*Function:* Writes a 32-bit data-word to the transmitter TTL FIFO. *Input:* FIFO word (unsigned integer) *Output:* None *Notes:* Used to write data to the transmitter TTL FIFO.

#### IOCTL\_HLNK\_CHAN\_READ\_TTL\_FIFO

*Function:* Reads and returns a 32-bit data word from the receiver TTL FIFO. *Input:* None *Output:* FIFO word (unsigned integer) *Notes:* Used to read data from the receiver TTL FIFO.



#### IOCTL\_HLNK\_CHAN\_WAIT\_ON\_INTERRUPT

*Function:* Inserts the calling process into the interrupt wait queue until an interrupt occurs.

Input: Time-out value in jiffies (unsigned integer)

Output: None

**Notes:** This call is used to implement a user defined interrupt service routine. It will return when an interrupt occurs or when the delay time specified expires. If the delay is set to zero, the call will wait indefinitely. The delay time is dependent on the platform setting for jiffy, which could be anything from 10 milliseconds to less than 1 millisecond. The DMA interrupts do not use this mechanism; they are controlled automatically by the driver.

#### IOCTL\_HLNK\_CHAN\_ENABLE\_INTERRUPT

*Function:* Enables the channel master interrupt.

*Input:* None

Output: None

**Notes:** This command must be run to allow the board to respond to user interrupts. The master interrupt enable is disabled in the driver interrupt service routine when a user interrupt is serviced. Therefore this command must be run to re-enable interrupts after an interrupt occurs.

#### IOCTL\_HLNK\_CHAN\_DISABLE\_INTERRUPT

*Function:* Disables the channel master interrupt. *Input:* None *Output:* None *Notes:* This call is used when user interrupt processing is no longer desired.

## IOCTL\_HLNK\_CHAN\_FORCE\_INTERRUPT

*Function:* Causes a system interrupt to occur. *Input:* None *Output:* None *Notes:* Causes an interrupt to be asserted on the PCI bus if the channel master interrupt is enabled. This IOCTL is used for development, to test interrupt processing.



#### IOCTL\_HLNK\_CHAN\_GET\_ISR\_STATUS

*Function:* Returns the interrupt status that was read in the ISR from the last user interrupt.

Input: None

**Output:** HLNK\_CHAN\_ISR\_STAT structure

**Notes:** The HIStat and TtIStat fields are the status values that were read in the last interrupt service routine that serviced an enabled user interrupt. The HINew and TtINew fields are true if their respective interrupts occurred and updated the values since they were last read. The TimedOut field of the structure will be true if a time-out value was set in IOCTL\_HLNK\_CHAN\_WAIT\_ON\_INTERRUPT and was exceeded. The interrupts that deal with the DMA transfers do not affect these values.

```
/* Interrupt status from ISR */
typedef struct _HLNK_CHAN_ISR_STAT {
    unsigned int _HIStat; // HOTLink status read in the ISR
    unsigned int _TtlStat; // TTL staus read in the ISR
    BOOLEAN _HINew; // True if status has changed since the last get ISR status call
    BOOLEAN _TtlNew; // True if TTL status has changed since the last get ISR status call
    BOOLEAN _TimedOut; // True if interrupt wait time was exceeded
} HLNK CHAN ISR STAT, *PHLNK CHAN ISR STAT;
```

#### IOCTL\_HLNK\_CHAN\_READ\_DMA\_COUNTS

*Function:* Returns the number of words transferred in the last input and output DMA. *Input:* None

Output: HLNK\_CHAN\_DMA\_COUNTS

**Notes:** These counts will remain valid even if the board is reset. This allows the user to get information about a DMA transfer that was hung or failed to complete.

typedef struct \_HLNK\_CHAN\_DMA\_COUNTS {
 unsigned int WriteCount;
 unsigned int ReadCount;
} HLNK CHAN DMA COUNTS, \*PHLNK CHAN DMA COUNTS;



## Write

HOTLink transmit data is written to the device using the write command. A handle to the device, a pointer to a pre-allocated buffer that contains the data to write and an unsigned integer that represents the number of bytes of data to write are passed to the write call. The driver will obtain physical addresses to the pages containing the data and will set-up a list of page descriptors in its list memory. The driver writes the physical address of the first list entry to the device's Write DMA pointer register. This triggers the hardware to perform a bus-master scatter-gather DMA to the device to transfer the data.

## Read

HOTLink received data is read from the device using the read command. A handle to the device, a pointer to a pre-allocated buffer that will contain the data that is read from the device and an unsigned integer that represents the number of bytes of data to read are passed to the read call. The driver will obtain physical addresses to the buffer memory pages and will set-up a list of page descriptors in its list memory. The driver will write the physical address of the first list entry to the device's Read DMA pointer register. This triggers the hardware to perform a bus-master scatter-gather DMA from the device to transfer the data.



## Warranty and Repair

Dynamic Engineering warrants this product to be free from defects under normal use and service and in its original, unmodified condition, for a period of one year from the time of purchase. If the product is found to be defective within the terms of this warranty, Dynamic Engineering's sole responsibility shall be to repair, or at Dynamic Engineering's sole option to replace, the defective product.

Dynamic Engineering's warranty of and liability for defective products is limited to that set forth herein. Dynamic Engineering disclaims and excludes all other product warranties and product liability, expressed or implied, including but not limited to any implied warranties of merchantability or fitness for a particular purpose or use, liability for negligence in manufacture or shipment of product, liability for injury to persons or property, or for any incidental or consequential damages.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

## **Service Policy**

Before returning a product for repair, verify as well as possible that the driver is at fault. The driver has gone through extensive testing and in most cases it will be "cockpit error" rather than an error with the driver. When you are sure or at least willing to pay to have someone help then call the Customer Service Department and arrange to speak with an engineer. We will work with you to determine the cause of the issue. If the issue is one of a defective driver we will correct the problem and provide an updated module(s) to you [no cost]. If the issue is of the customer's making [anything that is not the driver] the engineering time will be invoiced to the customer. Pre-approval may be required in some cases depending on the customer's invoicing policy.

#### **Out of Warranty Repairs**

Out of warranty support will be billed. An open PO will be required.

## For Service Contact:

Customer Service Department Dynamic Engineering 150 DuBois St. Suite C Santa Cruz, CA 95060 831-457-8891 831-457-4793 Fax support@dyneng.com

All information provided is Copyright Dynamic Engineering.

